# An Investigation on the corner effects of non-classical MOS architecture 

By<br>Asef Bin Amdad<br>Suraiya Jabin<br>\&<br>Sayma Islam Nitu<br>Submitted to the Department of Electrical \& Electronic Engineering East West University

In partial fulfilment of the requirements for the degree of Bachelor of Science in Electrical \& Electronic Engineering
(B.Sc. in EEE)

Summer, 2017

Thesis Advisor
Dr. Mohammad Mojammel Al Hakim

Department Chairperson
Dr. Mohammad Mojammel Al Hakim


#### Abstract

Traditionally, the technological development has been performed by means of the scaling down of the device dimensions, each vertically and laterally. Nonetheless, as device dimensions moved into nanometer regime, quantum mechanical tunnelling and bodily barrier have rendered device down-scaling a difficult task. Revolutionary measures, together with making use of substitute materials and replacement device structure are as a result inevitable to be able to maintain Moore's regulation. Among these novel devices, the vertical MOS transistor is deemed promising as it presents related, if now not better performance than different novel devices and yet it's CMOS method compatible.

On this thesis, the effects of corner in the vertical MOS transistor had been investigated utilising 3-dimensional device simulator, ATLAS3D from Silvaco TCAD bundle. Various gate structure and gate widths were simulated and investigated. The gate length, $\mathrm{L}_{\mathrm{G}}$ was once stored at 60 nm for the entire simulations, with the gate oxide of 2 nm thick and pillar measurement of $100 \mathrm{~nm} \times$ $100 \mathrm{~nm} \times 100 \mathrm{~nm}$. The substrate doping concentration used is $1 \times 10^{18} \mathrm{~cm}^{-3}$, even as the source or drain area is modelled with abrupt junction and uniform concentration of $1 \times 10^{21} \mathrm{~cm}^{-3}$. A evenly doped area of $1 \times 10^{18} \mathrm{~cm}^{-3}$ is used to modelled a doubly doped drain constitution.

The simulation of the quadruple gate and corner gate vertical MOS transistor are also awarded and analyzed for width edge and corner effects. The current drive increases because the gate width is extended however off-state current decreases at identical time. This leads to lower subthreshold slope for higher gate dimension devices and could be thanks to additional distance of adjacent gates once the gate dimension is reduced, thus amplifying the dimension edge result.

For many of the gate structures simulated, the corners of the pillar area unit determined to activate sooner than the non- corner sections, thus confirmed a threshold voltage decreasing at the corners. The corner section has shown a major contribution to complete drain current when the device is biased above the threshold voltage. With corner section occupying 240nm of the gate width, and the non-corner section taking 240 nm , at 0.1 V the drain current contribution of corner section is estimated to be $36.75 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $2.30 \%$ founded on physical ratio. With corner section occupying 160 nm of the gate width, and the non-corner section taking 160 nm , at 0.1 V the drain current


contribution of corner section is estimated to be $85.43 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $3.46 \%$ founded on physical ratio. In corner gate and double gate taking 80 nm at 0.1 V the drain current contribution of corner section is estimated to be $97.44 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $6.20 \%$ founded on physical ratio. This is believed to be valuable to increase the saturation current drive.

The percentage contribution of complete drain current from the corner section lowered when $\mathrm{V}_{\mathrm{G}}$ is decreased, and was once least at $V_{G}$ close to threshold voltage. However, when $V_{G}$ is further decreased, the corner begins to make contributions to the drain current once more and might overtake the have an effect on of non-corner section when the drain voltage is high.

The discussion given during this thesis is intuitive and more verification with measured knowledge will certainly create it additional credible.

## Acknowledgment

First of all, we would like to thank and express our gratitude to our thesis supervisor professor Dr. Mohammad Mojammel Al Hakim, Department of Electrical and Electronic Engineering of East West University, Dhaka, Bangladesh for his motivation, continuous support and affectionate guidance. It has been a pleasant learning process. Without his motivation and dedication we could not reached this phase of thesis. We again thank our supervisor from the core of our heart.

We also want to thank all of our faculty members, especially Dr. Anisul Haque, professor of Department of Electrical and Electronic Engineering for supporting us with their invaluable knowledge.

We are very lucky that our supervisor and department chairperson both are same. So we also want to thank our department chairperson Dr. Mohammad Mojammel Al Hakim for his effort in the management of quality education.

Finally we would like to our parents without them we could not be reached in this stage and also want to thank to our lovely friends and well-wisher for their support and encouragement in this work.

## Approval

The thesis title "An Investigation on the corner effects of non-classical MOS architecture" submitted by Asef Bin Amdad (2013-2-80-014), Suraiya Jabin (2013-2-80-039) and Sayma Islam Nitu (2013-2-80-105) in the semester of Summer-2017, has been approved as satisfactory in partial fulfilment of the degree of the Bachelor of Science in Electrical and Electronic Engineering on August, 2017.

Professor Dr. Mohammad Mojammel Al Hakim<br>Department of Electrical and Electronic Engineering

East West University, Dhaka 1212, Bangladesh

## Authorization

We hereby declare that we are the sole authors of this thesis. We authorize East West University to lend this thesis to other institutions for the purpose of scholarly research.

Asef Bin Amdad

Suraiya Jabin

Sayma Islam Nitu

We further authorize East West University to reproduce this thesis by photocopy or other means, in total or in part, at the request of other institutions or individuals for the purpose of scholarly research.

Asef Bin Amdad

Suraiya Jabin

Sayma Islam Nitu

## Table of Contents

Abstract ..... 2-3
Acknowledgement ..... 4
Approval. ..... 5
Authorization ..... 6
Table of Contents ..... 7-8
List of Figures. ..... 9-12
List of Tables ..... 13
Chapter 1 ..... 14
1.1 Introduction ..... 14
1.2 Alternative Innovations ..... 14-15
Chapter 2 ..... 16-17
2.1 Overview ..... 16
2.2 Device Feature ..... 16
Chapter 3 ..... 18-18
3.1 Simulation Model ..... 18
3.2 Simulation Profile. ..... 18-19
Chapter 4. ..... 20-49
Result and Analysis ..... 20
4.1Simulation Result ..... 20
4.2 Structure and Mesh Density. ..... 20
4.3 Surround Gate Vertical MOS Transistor ..... 23-28
4.4 Quadruple Gates Vertical MOS Transistor ..... 29-33
4.5 Corner Gates Vertical MOS Transistor ..... 34-41
4.6 Combined Gates Vertical MOS Transistor ..... 41-44
4.7 Single and Double Gates Vertical MOS Transistor ..... $.44-49$
Chapter 5 ..... 50
Conclusion ..... 50
References. ..... 51-56
Chapter 6. ..... 57-63
Appendix A ..... 57
A. 1 3D Simulation of Surround Gate Vertical MOS Transistor ..... 57-58
A. 2 3D Simulation of Quadruple Gates Vertical MOS Transistor. ..... 58-59
A. 3 3D Simulation of Corner Gates Vertical MOS Transistor. ..... 60-61
A. 4 3D Simulation of Combined Gates Vertical MOS Transistor ..... 61-62
A. 5 3D Simulation of Single and Double Gates Vertical MOS Transistor. ..... 63

## List of Figures

Figure 2.1: Top View of various gate structures used in the simulation.

Figure 4.1: 3D view of various simulated gate structures Oxide layer have been made transparent for clarity .21-22

Figure 4.2: Cross-section view of surround gate vertical MOS transistor, displayed the mesh density used in the simulation.

Figure 4.3: Simulated output characteristics of a Surround Gate Vertical MOS transistor in linear scale with gate Width of 400 nm .

Figure 4.4: Simulated subthreshold characteristics of a surround gate vertical MOS transistor in linear scale with gate width of 400 nm , for 400 nm , for $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ and 1.0 V

Figure 4.5: Simulated subthreshold characteristics of a surround gate vertical MOS transistor in $\log$ scale with gate width of 400 nm ,for 400 nm , for $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ and 1.0 V

Figure 4.6: 3D zoomed view of electron concentration of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ oxide layer have been hidden for clarity and also made the cross sectional view, top view and the diagonal view.

Figure 4.7: The a) 3D zoomed view of the pillar,(b) Cross-sectional View, (C) Top View (d) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ .25-26

Figure 4.8: The a) Top View, (b) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$.

Figure 4.9: The a) Cross-sectional View b ) Top View, C) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$

Figure 4.10: The a) Cross-sectional View b ) Top View, c) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$

Figure 4.11: Simulated subthreshold characteristics of both the surround gate and quadruple gate vertical MOS transistor in linear scale with gate width of 400 nm for $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V and 1.0 V .

Figure 4.12: the top view of potential distribution of the simulated 240 nm wide quadruple gate vertical MOS transistor at a) $\mathrm{Vg}=0.0 \mathrm{~V}$ and $\mathrm{Vds}=0.1 \mathrm{~V}$ b) $\mathrm{Vg}=1.5 \mathrm{~V}$ and $\mathrm{Vds}=1.0 \mathrm{~V} \ldots \ldots \ldots . . . . . . .30$

Figure 4.13: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in linear scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V

Figure 4.14: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in $\log$ scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V 31

Figure 4.15: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in linear scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .

Figure 4.16: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in $\log$ scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V 32
4.17 Figure: Simulated output characteristics of a Quadruple Gate Vertical MOS transistor in linear scale with gate Width of 400 nm .33

Figure 4.18: The Top View of electron concentration of the simulated corner gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$, for gate width of a) 32 nm and b) 240 nm .......................... 34

Figure 4.19: The Top View of electron concentration of the simulated corner gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$,for gate width of a) 32 nm and b) 240 nm .35

Figure 4.20: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in linear scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V . 35

Figure 4.21: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in $\log$ scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V . .36

Figure 4.22: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in linear scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V . .36

Figure 4.23: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in $\log$ scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .

Figure 4.24: Simulated subthreshold characteristics of combination of joined Quadruple and corner gate vertical MOS transistor for an equivalent gate width of 400 nm is at 0.1 V . 37

Figure 4.25: Simulated subthreshold characteristics of combination of joined Quadruple and corner gate vertical MOS transistor for an equivalent gate width of 400 nm is at 1.0V.

Figure 4.26: Simulated output characteristics of a Corner Gate Vertical MOS transistor in linear scale with gate Width of 240 nm .38

Figure 4.27: Percentage contribution of corner gate MOS with respect to quadruple gate MOS when gate structure is 240 nm . .40

Figure 4.28: Percentage contribution of corner gate MOS with respect to quadruple gate MOS when gate structure is 160 nm

Figure 4.29: Percentage contribution of corner gate MOS with respect to double gate MOS when gate structure is 80 nm .

Figure 4.30: The top view of potential distribution of the simulated combined gate vertical MOS transistor at a) $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=0.0 \mathrm{~V}$, b) $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=0.0 \mathrm{~V}$, c) $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=1.5 \mathrm{~V}$, d) $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=1.5 \mathrm{~V}$

Figure 4.31: Simulated subthreshold curves in linear of the 160 nm wide quadruple gates, the 80 nm corner gates, the sum of the two, and the 240 nm wide combined gate structure at $\mathrm{V}_{\mathrm{DS}}=0.1$
$\qquad$

Figure 4.32: Simulated subthreshold curves in log of the 160 nm wide quadruple gates, the 80 nm corner gates, the sum of the two, and the 240 nm wide combined gate structure at $\mathrm{V}_{\mathrm{DS}}=0.1 \ldots .43$

Figure 4.33: Simulated output characteristics of a Combined Gate Vertical MOS transistor in linear scale with gate Width of 368 nm

Figure 4.34: Simulated subthreshold characteristics of single, double and quadruple gate vertical MOS transistor in linear scale $\mathrm{V}_{\mathrm{DS}}$ is at 0.1 V45

Figure 4.35: Simulated subthreshold characteristics of single, double and quadruple gate vertical MOS transistor in $\log$ scale $V_{D S}$ is at 0.1 V .

Figure 4.36: Simulated output characteristics of a Single Gate Vertical MOS transistor in linear scale with gate Width of 40 nm .46

Figure 4.37: Simulated output characteristics of a Double Gate Vertical MOS transistor in linear scale with gate Width of 80 nm

Figure 4.38: The top view of electron concentration of the simulated a )Single Gate and b) Double Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$.

Figure 4.39: The top view of potential distribution of the simulated a )Single Gate and b) Double Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$ .48

Figure 4.40: The top view of the simulated Single Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$, for a) electron concentration and b) potential distribution.

## List of Tables

Table 3.1: List of test cases used in the simulation.......................................................... 19
Table 4.1: Subthreshold Slope of quadruple gate vertical MOS transistors with Various gate widths. .33

Table 4.2: Subthreshold Slope of corner gate vertical MOS transistors with Various gate widths39

Table 4.3: Subthreshold Slope of combined gate vertical MOS transistors with Various gate widths............................................................................................................... 44

Table 4.4: Subthreshold Slope of single and double gate vertical MOS transistors47

## Chapter 1

### 1.1 Introduction:

Increasing industry's needs for more overall performance and capability at lower cost has pushed many foundries to work beyond the visions of Moore's Law and International technology Roadmap for Semiconductor (ITRS). In Fact, the rate of development has always been ahead of the expected functions estimated by using ITRS [1], [2]. This astonishing technological advancement has been historically achieved through the scaling down of the device dimensions, both the vertical dimensions, such as the gate dielectric thickness and junction depth, and the lateral dimensions, such as gate length and lithographic feature size or pitch size. At present, in high performance applications, transistor dimensions have shrunk beyond nanometer regime, with gate length at sub-100 nm regime and gate oxide thickness than 2 nm .

At this nanometer regime, direct quantum-mechanical tunnelling of carriers starts to occur, resulting in an exponential increase in off-state leakage current. In addition, the physical thickness limit of the gate oxide layer, for instance, is predicted to be $7 \mathrm{~A}^{\circ}$ in order to properly function as a dielectric layer [3], [4]. Hence, conventional down scaling cannot continue forever. Future improvement, inevitably, needs innovative measures to surmount the barriers of scaling due to fundamental physical constraints.

### 1.2 Alternative Innovations:

While efforts is still been put into realizing down-scaling with conventional techniques, innovative measures to look into alternative materials and alternative structures have drawn a lot more attentions from academia, in addition to industrial players. Many innovative techniques, which includes introducing strained silicon to increase carriers's mobility, and using alternative materials such as high-K gate dielectric and metal gate could be next [5]. alternative structure such as ultra-thin body (UTB) MOSFET, novel non-planar structure such as Vertical MOS transistor which is not visible in planar devices due to manufacturing process complexity and parasitic effects.

In our thesis studies, we focused on the non- classical MOS architecture and the projection of non-planner devices. Non-planner devices give the excellent performance in present. We focused on the 3-dimensional devices of corner effect in non-planner devices. In previous, no worked based on the corner effect, it seems new to us and everyone. If further investigate about corner effect, we haven't knowledge about it. Corner effect based on the corner of pillar towards the subthreshold performance of the transistor and short channel effects on the device.

## Chapter 2

### 2.1 Overview:

In this work, the 3-dimensional vertical MOS transistor is simulated by using Silvaco's ATLAS device simulation software. The main focus of this simulation is effect of the corners of the pillar towards the subthreshold performance of the transistor and short channel effects on the device. The simulation models and simulation profiles, with various gate structures and widths were discussed and simulated. The $\mathrm{I}_{\mathrm{DS}}-\mathrm{V}_{\mathrm{G}}$ curve For $\mathrm{V}_{\mathrm{DS}}$ at 0.1 V and 1.0 V were simulated and plotted.

### 2.2 Device Features:

With various gate structures and widths, we have discussed about six gate structures which are named as surround gate, quardruple gate, single gate ,double gate, corner gate and combined gate and their various gate widths of $400 \mathrm{~nm}, 368 \mathrm{~nm}, 320 \mathrm{~nm}, 240 \mathrm{~nm}, 160 \mathrm{~nm}, 80 \mathrm{~nm}, 40 \mathrm{~nm}$ and 32 nm were simulated. Here each gate structures has different gate width but has same gate length of 60 nm , gate oxide thickness of 2 nm and a pillar size of $100 \mathrm{~nm} \times 100 \mathrm{~nm} \times 100 \mathrm{~nm}$. The substrate doping concentration is assumed to be $1 \times 10^{18} \mathrm{~cm}^{-3}$ for achieving a low sheet resistance and very thin depletion depths[58]. The source /drain region is modeled with abrupt junction and uniform concentration of $1 \times 10^{21} \mathrm{~cm}^{-3}$, assuming a solid source diffusion technology is available. Due to its simplicity and practicality in modeling, the source/drain structure is modeled with doubly doped drain with minimum overlap (DDD) structure, in preference to opposed to popular lightly doped drain (LDD) structure, or large-angle-tilt implanted drain (LATID) structure[59-62] .


Figure 2.1: Top View of various gate structures used in the simulation

## Chapter 3

### 3.1 Simulation Models:

ATLAS provides different types of physical models, which are mobility models, carrier recombination and regeneration models, energy balance simulations, lattice heating simulations, classical carrier statistic models and quantum carrier statistic models [67]. From these different types of models, carrier recombination and mobility models are usually specified. There are some default models also look after, for example carrier statistic modeling. For a more through analysis some of these models can be coupled together. There are some models which are not fully supported in 3D simulation. So for clarity it is important to refer the manual.

In this work the electrostatic potential and current concentration in all $\mathrm{x}-\mathrm{y}$ - and z - direction are of particular interest. The dependency of carrier mobility in parallel and transverse field should include for the selection of physical model.

Lombardi CVT model couples the transverse field, doping dependent and temperature dependent which are arts of the mobility model. CVT model also applies in the parallel electric field dependent mobility model for velocity saturation. The CVT model performs better in solving the bias point.

### 3.2 Simulation Profile:

The simulation of this 3D vertical MOS transistor has been divided into a several part. First of all we concentrate the structure with appropriate mesh density. In some difficult area finer nodes were allocated, like an accurate 2 nm thickness across the gate oxide, to observe the channel activities near the sidewall of the pillar, near the source or drain boundaries to get a better picture of the depletion layer and the junction characteristics. To reduce the simulation run time coarser mesh has been used for long time, which can be calculated by $\mathrm{N}^{\alpha}$, where N is the number of nodes and $\alpha$ is either 2 or 3 depends on the complexity of the structure. Eliminate statement is using to enumerate the mesh density to coarser at the areas around substrate and field oxide.

When the structure and mesh are done, to obtain the best choice of model, numerical solving method and bias point solving preference the simulation is being performed. In order to reduce
the simulation run time and to keep the accuracy of simulation result in tolerable level the above mention phase is playing a vital role here. Depicted simulation model has been given in section simulation model.

In this work for different gate structure and gate width simulation cases were established. The gate widths chosen based on the defined mesh density. The chosen gate widths are listed in the table 3.1. The mesh density will be constant for all simulations to perform a coherent analysis. Here, 14 tests cases were simulated which are listed in table 3.1, first for drain voltage, $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ and the gate voltage, $\mathrm{V}_{\mathrm{G}}$ changed from 0.1 V to 1.5 V . In lower drain voltage, from the analysis probably able to illustrate the short channel effect and also focuses on the current and potential of the transistor which are affected by the gate structures. Therefore, $\mathrm{V}_{\mathrm{DS}}$ is increased to 1.0 V and changing gate voltage $\mathrm{V}_{\mathrm{G}}$ the same way, the simulation were repeated.

| Test case | Gate Width(nm) | Gate Structures |
| :---: | :---: | :---: |
| 01 | 400 | Surround Gate |
| 02 | 400 | Quadruple Gate |
| 03 | 368 | Combined Gate |
| 04 | 368 | Quadruple Gate |
| 05 | 320 | Quadruple Gate |
| 06 | 240 | Corner Gate |
| 07 | 240 | Quadruple Gate |
| 08 | 240 | Combined gate |
| 09 | 160 | Quadruple Gate |
| 10 | 160 | Corner Gate |
| 11 | 80 | Double Gate |
| 12 | 40 | Single Gate |
| 13 | 80 | Corner Gate |
| 14 | 32 | Corner Gate |

Table 3.1: List of test cases used in the simulation

## Chapter 4

## Result and analysis

### 4.1 Simulation Results

The have an effect on of gate structure and gate width on the short channel consequences and the transistor's performance inside the subthreshold regime and investigated and analyzed. Unique interest is given to the have an effect on of the corner gate structure almost about off-state current and drive current capability of the transistor. Finally, comparisons are made with reference to other gate structure to work the seriousness of the consequences of the corner on the transistor's overall performance.

### 4.2 Structure and Mesh Density

The structures of simulated gate in 3D square measure delineate in Figure 4.6 let's say the physical outlook of the outlined structures. The oxide layers are created clear for clarity. The structures of gate illustrated square measure below non-bias condition and therefore the doping concentrations square measure shown with DDD profile at the source or drain regions. The mesh density used throughout the simulations is additionally illustrated in Figure 4.2. It will be seen that finer mesh has been outlined close to the important space mentioned previously, whereas coarser mesh square measure outlined elsewhere.

| a)Surround Gate $\left(\mathrm{W}_{\mathrm{G}}=400 \mathrm{~nm}\right)$ | b) Single $\operatorname{Gate}\left(\mathrm{W}_{\mathrm{G}}=40 \mathrm{~nm}\right)$ |
| :---: | :---: |
| c) Double $\operatorname{Gate}\left(\mathrm{W}_{\mathrm{G}}=80 \mathrm{~nm}\right)$ | d)Quadruple Gate $\left(W_{G}=240 \mathrm{~nm}\right)$ |



Figure 4.1: 3D view of various simulated gate structures. Oxide layer have been made transparent for clarity.


Figure 4.2: Cross-section view of surround gate vertical MOS transistor, displayed the mesh density used in the simulation.

### 4.3 Surround Gate Vertical MOS Transistor:

The surround gate structure simulation is based on gate width of 400 nm where the pillar size is fixed at $100 \mathrm{~nm} \times 100 \mathrm{~nm} \times 100 \mathrm{~nm}$. The output characteristics of the surround gate is simulated where the drain current, $\mathrm{I}_{\mathrm{DS}}$ simulation has a unit of Ampere[A] due to 3D simulation instead of Ampere per micron $[\mathrm{A} / \mu \mathrm{m}]$ in 2D normalize simulation. Where $\mathrm{Vds}=0.1 \mathrm{~V}$ the subthreshold slope, S is $66.08 \mathrm{mV} / \mathrm{dec}$ and for $\mathrm{Vds}=1.0 \mathrm{~V}$ subthreshold slope, S is $65.81 \mathrm{mV} / \mathrm{dec}$ where $\mathrm{DIBL}=22.6 \mathrm{mV}$. At $\mathrm{V}_{\mathrm{G}}=2.0 \mathrm{~V}$, convergence issue occurred when ramping $\mathrm{V}_{\mathrm{DS}}$ from 0 V to 2 V . Convergence issues also occurred at lower gate voltages. The simulator stopped to converge at $\mathrm{V}_{\mathrm{DS}}=1.4 \mathrm{~V}$, after a number of iteration with bias update reduction had been performed. By managing automatic bias step reduction convergence problem may overcome. The device have been fully depleted when subthreshold characteristics are found to be near ideal.


Figure 4.3: Simulated output characteristics of a Surround Gate Vertical MOS transistor in linear scale with gate Width of 400 nm


Figure 4.4: Simulated subthreshold characteristics of a surround gate vertical MOS transistor in linear scale with gate width of 400 nm , for 400 nm , for $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ and 1.0 V


Figure 4.5: Simulated subthreshold characteristics of a surround gate vertical MOS transistor in $\log$ scale with gate width of 400 nm , for 400 nm , for $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ and 1.0 V .

Three cut-lines have been made on the simulated 3D structure; one providing the cross sectional view of the device, the alternative one illustrates the top view, and the last one provides the diagonal view across the corners. The cross sectional cut is made at the midpoint through the pillar; the top view cut is made at the middle of the channel perpendicular to the pillar while the diagonal view cut is made at the $45^{\circ}$ across the pillar, cutting both the opposite corners.


Figure 4.6: 3D zoomed view of electron concentration of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ oxide layer have been hidden for clarity and also made the cross sectional view, top view and the diagonal view.

(a) 3D zoomed view of the pillar

(b) Cross-sectional View


Figure 4.7: The a) 3D zoomed view of the pillar,(b) Cross-sectional View, (C) Top View
(d) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and

$$
\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V} .
$$

Figure 4.7 depicts the electron concentration of the structure at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$, At this off-state region, the device is started to show weak inversion behaviour and the electron concentration has built-up and reached $10^{14} \mathrm{~cm}^{-3}$ at the corner as opposed to $10^{12} \mathrm{~cm}^{-3}$ at the noncorner part. The depletion layer has formed with increase of $\mathrm{V}_{\mathrm{DS}}$ to 1.0 V where $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$. Leakage current has increased significantly and the electric field is estimated to be fairly high in the drain region and may cause band-to-band tunnelling which is not supported by $\mathrm{A}_{\text {TLAS }} 3 \mathrm{D}$.

(a)Top View

(b) Diagonal View

Figure 4.8: The a) Top View , (b) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$.

At $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$, the transistor is turned on and operates near the saturation region. By increasing the drain voltage, the depletion region will extend and create "depletion isolation effect'" where the pillar is very thin [70], [71].

(a)Cross-sectional View

(b) Top View

(c) Diagonal View

Figure 4.9: The a) Cross-sectional View b ) Top View , C) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$.


Figure 4.10: The a) Cross-sectional View b ) Top View , c) Diagonal View of the simulated surround gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$.

Here, figure 4.10 illustrates that the potential line is higher at the corner because the threshold voltage is lower in the corners compared to the non-corner part.

### 4.4 Quadruple Gates Vertical MOS Transistor:

The quadruple gate structure was simulated with different gate widths like $400 \mathrm{~nm}, 368 \mathrm{~nm}$, $320 \mathrm{~nm}, 240 \mathrm{~nm}$ and 160 nm . To compare with the surround gate structure the gate widths of 400 nm has been used. Quadruple gate structure design helps to eliminate the corner arrangement. While investigating the performance of transistor we noted that both transistor has performed very similarly and effectively emulate the effect of the corners. We can verify the result with near identical subthreshold curves. Figure 4.11 illustrate the similarities in subthreshold characteristics of both the surround gate and the 400 nm quadruple gate structures.

The gate width of the quadruple gate structure is then varied and the simulated results were plotted. The width edge effect start to increase when the gate width started to decrease and the effects become clearer when the gate width is around 240 nm and below. However, for the gate width of 368 nm , the effects of corner still represent as they are next to each other. When the gate width is 240 nm the quadruple gate operated individually because of the distance of adjacent gate increases. As a result the gate fringing field increases and accumulate at the edge of the gate. The threshold curves also show the analysis as the hump-like behaviour illustrated in the figure 4.13 and 4.14. Moreover it is notable that the subthreshold turn was lowest for the shortest gate width of quadruple gate structure with the lowest current drive. The drive current stays constant for the normalized drain current. When normalized but offset current increases linearly then the width of the gate is reduced exponentially down to 160 nm . When $\mathrm{V}_{\mathrm{DS}}$ is at 0.1 V and drain current being normalized, however a strange behaviour was observed, where the increase of gate width doesn't correspond to expected increase in normalized drive current. Figure 4.15 and figure 4.16 both at $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ illustrate the subthreshold curves and the drain current.


Fig 4.11: Simulated subthreshold characteristics of both the surround gate and quadruple gate vertical MOS transistor in linear scale with gate width of 400 nm for $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V and 1.0 V


Fig 4.12: the top view of potential distribution of the simulated 240 nm wide quadruple gate vertical MOS transistor at a) $\mathrm{Vg}=0.0 \mathrm{~V}$ and $\mathrm{Vds}=0.1 \mathrm{~V}$ b) $\mathrm{Vg}=1.5 \mathrm{~V}$ and $\mathrm{Vds}=1.0 \mathrm{~V}$


Fig 4.13: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in linear scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V .


Fig 4.14: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in $\log$ scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V .


Fig 4.15: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in linear scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .


Fig 4.16: Simulated subthreshold characteristics of quadruple gate vertical MOS transistor in log scale with various gate width when $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .


Figure 4.17: Simulated output characteristics of a Quadruple Gate Vertical MOS transistor in linear scale with gate Width of 400 nm

| Gate Width <br> [nm] | $\mathbf{V}_{\mathbf{D S}}$ <br> $[\mathbf{V}]$ | $\mathbf{S}$ <br> $[\mathbf{m V} / \mathbf{d e c}]$ |
| :---: | :---: | :---: |
| 400 | 0.1 | 66.08 |
|  | 1.0 | 65.82 |
| 368 | 0.1 | 67.56 |
|  | 1.0 | 66.98 |
| 320 | 0.1 | 73.81 |
|  | 1.0 | 75.42 |
| 160 | 0.1 | 81.78 |
|  | 1.0 | 110.4 |

Table 4.1: Subthreshold Slope of quadruple gate vertical MOS transistors with Various gate widths.

### 4.5 Corner Gates Vertical MOS Transistor:

Corner gate structure with various gate width of $240 \mathrm{~nm}, 160 \mathrm{~nm}, 80 \mathrm{~nm}, 32 \mathrm{~nm}$ were simulated and analysed. The transistor with smaller gate width is more reliable compared to larger gate width transistors for proximity of adjacent gates. The objective is to be able to isolate the corners from the non-corner part of the device, and analysed the subthreshold characteristics based on that.

(a) $\mathrm{W}_{\mathrm{G}}=32 \mathrm{~nm}$

(b) $\mathrm{W}_{\mathrm{G}}=240 \mathrm{~nm}$

Figure 4.18: The Top View of electron concentration of the simulated corner gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$,for gate width of a) 32 nm and b) 240 nm

Figure 4.18, depicts the electron concentration of the corner gate transistors viewed from top, for transistors with gate width of 32 nm and $240 \mathrm{~nm} . \mathrm{V}_{\mathrm{DS}}$ of 0.1 V is applied, while $\mathrm{V}_{\mathrm{G}}$ is kept to zero. The wider gate width structure attracts more crowding of electrons at the corners.

(a) $\mathrm{W}_{\mathrm{G}}=32 \mathrm{~nm}$

(b) $\mathrm{W}_{\mathrm{G}}=240 \mathrm{~nm}$

Figure 4.19: The Top View of electron concentration of the simulated corner gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$,for gate width of a)32nm and b) 240nm

Figure 4.19 depicts the contribution of width edge effect compared to the corners of wider gate width transistor.


Figure 4.20: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in linear scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V .


Figure 4.21: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in $\log$ scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 1.0 V .

The subthreshold curves in figure 4.20 and figure 4.21 illustrate the dependencies of drain current on gate width at $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$. The surround gate structure with a steeper subthreshold swing still out-performs the corner gate transistor. Though the corner device has a higher current drive per micron, suffer from heavy leakage at $\mathrm{V}_{\mathrm{G}}$ lower than zero. At $\mathrm{V}_{\mathrm{DS}}$ of 0.1 V the corner devices has a higher current drive per micron, suffer from lower leakage at $\mathrm{V}_{\mathrm{G}}$. The reverse corner effect has negative $\mathrm{V}_{\mathrm{G}}$ and higher $\mathrm{V}_{\mathrm{DS}}$.


Figure 4.22: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in linear scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .


Figure 4.23: Simulated subthreshold characteristics of corner gate vertical MOS Transistors in $\log$ scale with various gate widths, $\mathrm{V}_{\mathrm{DS}}$ is set at 0.1 V .

The corner gate plays a vital role in transistor. Loosely we can say that the surround gate can be defined as the addition of the corner gate structure (corner part) and quadruple gate structure (non-corner part) though practically might not be direct addition.


Figure 4.24: Simulated subthreshold characteristics of combination of joined Quadruple and corner gate vertical MOS transistor for an equivalent gate width of 400 nm is at 0.1 V .


Figure 4.25: Simulated subthreshold characteristics of combination of joined Quadruple and corner gate vertical MOS transistor for an equivalent gate width of 400 nm is at 1.0 V .


Figure 4.26: Simulated output characteristics of a Corner Gate Vertical MOS transistor in linear scale with gate Width of 240 nm

| Gate Width <br> $[\mathbf{n m}]$ | $\mathbf{V}_{\mathbf{D S}}$ <br> $[\mathbf{V}]$ | $\mathbf{S}$ <br> $[\mathbf{m V / d e c}]$ |
| :---: | :---: | :---: |
|  | 0.1 | 66.34 |
| 160 | 1.0 | 66.42 |
|  | 0.1 | 67.06 |
|  | 1.0 | 67.85 |
| 80 | 0.1 | 68.25 |
|  | 3 | 1.0 |
| 71.81 |  |  |

Table 4.2: Subthreshold Slope of corner gate vertical MOS transistors with Various gate widths.

The subthreshold curves illustrate that as the gate width of quadruple gate is decreased, the corner gate width increased and the leakage current is also increased when VDS at 1.0 V . The gate width of the corner gate used should be adequately small as to only consist of the influence from the corners and not inclusive the possible effect from the non-corner parts. In figure 4.27 indicates the contribution of drain current by the corner part and the non-corner part is analysed. With corner section occupying 240 nm of the gate width, and the non-corner section taking 240 nm , at 0.1 V the drain current contribution of corner section is estimated to be $36.75 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $2.30 \%$ founded on physical ratio. In figure 4.28 with corner section occupying 160 nm of the gate width, and the non-corner section taking 160 nm , at 0.1 V the drain current contribution of corner section is estimated to be $85.43 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $3.46 \%$ founded on physical ratio. In figure 4.29 corner gate and double gate taking 80 nm at 0.1 V the drain current contribution of corner section is estimated to be $97.44 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $6.20 \%$ founded on physical ratio. The percentage contribution of corner part to drain current decreases as the gate voltage decreases and becomes least when $\mathrm{V}_{\mathrm{G}}$ is at 0.3 V , near the threshold voltage. If $\mathrm{V}_{\mathrm{G}}$ is decreased, the percentage contribution of corner part increases.


Figure 4.27: Percentage contribution of corner gate MOS with respect to quadruple gate MOS when gate structure is 240 nm


Figure 4.28: Percentage contribution of corner gate MOS with respect to quadruple gate MOS when gate structure is 160 nm


Figure 4.29: Percentage contribution of corner gate MOS with respect to double gate MOS when gate structure is 80 nm

### 4.6 Combined Gates Vertical MOS Transistor

Shortly looking at the combined gate structure for comparison between quadruple and corner gate structure vertical transistors, can find an interesting result. The combined gate structure is comparatively impractical to be fabricated and is predicted to possess a raised edge result owing to raised proximity of adjacent gates. In figure 4.30 illustrated the top view of the potential distribution of a combined gate structure, at varied gate and drain voltages.

The structure of combined gate in figure 4.30 consists of 160 nm wide of quadruple gates and 80nm wide of corner gates, thus giving a combined gate dimension of 240 nm . Again in figure 4.31 depicts the subthreshold curves of the 160 nm wide quadruple gates (case 09), the 80 nm wide corner gates (case 13), the adding of the 2 gates (case $09+13$ ), and the 240 nm wide combined gate structure (case 06). The overall characteristic of the 2 gate structure is not additive.

Figure 4.31 depicts the quadruple, corner and combined gate structures simulated at gate width of 240 nm . The structure of corner gate provides a much better subthreshold characteristic with the simplest subthreshold swing. The structure of combined gate is appreciate corner gate structure, which could recommend that the corner half has been preponderantly the contributor to the drain current.


Figure 4.30: The top view of potential distribution of the simulated combined gate vertical MOS transistor at a) $\left.\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=0.0 \mathrm{~V}, \mathrm{~b}\right) \mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=0.0 \mathrm{~V}$, c) $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=1.5 \mathrm{~V}$,
d) $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=1.5 \mathrm{~V}$.


Figure 4.31: Simulated subthreshold curves in linear of the 160nm wide quadruple gates, the 80 nm corner gates, the sum of the two, and the 240 nm wide combined gate structure at $\mathrm{V}_{\mathrm{DS}}=0.1$ V.


Figure 4.32: Simulated subthreshold curves in $\log$ of the 160 nm wide quadruple gates, the 80 nm corner gates, the sum of the two, and the 240 nm wide combined gate structure at $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$.


Figure 4.33: Simulated output characteristics of a Combined Gate Vertical MOS transistor in linear scale with gate Width of 368 nm

| Gate Width <br> $[\mathbf{n m}]$ | $\mathbf{V}_{\mathbf{D S}}$ <br> $[\mathbf{V}]$ | $\mathbf{S}$ <br> $[\mathbf{m V / d e c}]$ |
| :---: | :---: | :---: |
| 368 | 0.1 | 65.9 |
| 240 | 1.0 | 66.17 |
|  | 0.1 | 66.86 |
|  | 1.0 | 67.18 |

Table 4.3: Subthreshold Slope of combined gate vertical MOS transistors with various gate widths.

### 4.7 Single and Double Gates Vertical MOS Transistor:

Single, double and quadruple gate structures are simulated and compared to research the impact of the multiple gate to the subthreshold performance of the transistors. The structure of single gate has a gate width of 40 nm , with the structure of double gate effectively doubled to 80 nm wide, and therefore the structures of quadruple gate quadrupled to 160 nm wide. In figure 4.34 depicts the subthreshold curves normalized to gate width, for the single, double and quadruple gate structures at $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$. The doubling impact is somewhat evident because the double gate structure has effectively doubled the drain current as that of single, shown by the nearly identical normalized $\mathrm{I}_{\mathrm{DS}}$. However, once the gate has been quadrupled, the effective drain current increased more than four times, possible due to effective contribution from adjacent gates.

In figure 4.38 and in figure 4.39 depict the top views of the single and double gate, with electron concentration and potential distribution severally, once the transistors are totally turned on. It is interesting to look at that the structures do have an impact on the corners of the pillar, particularly the structure of single gate, despite being isolated or separated so much apart. The alternative 2 corners of the structure of single gate appears to be crowded with electrons and switch on earlier, that is peculiar because the space opposite to the single gate must not be turned not be turned on in any respect, as there is no gate settled in this space. One possible reason can be the proximity of the drain contact that is barely 50 nm apart and is biased at VDD of 1.0 V . However, this result is not evident all told the previous analysis, and should not be a true risk once there are gate contacts nearer to it space, hindering the drain contact to own any essential contributions to the drain current, as illustrated in Figure 4.39 with a VDS $=0.1 \mathrm{~V}$ and $\mathrm{VG}=1.5$ V.


Figure 4.34: Simulated subthreshold characteristics of single, double and quadruple gate vertical MOS transistor in linear scale $V_{D S}$ is at 0.1 V


Figure 4.35: Simulated subthreshold characteristics of single, double and quadruple gate vertical MOS transistor in $\log$ scale $\mathrm{V}_{\mathrm{DS}}$ is at 0.1 V


Figure 4.36: Simulated output characteristics of a Single Gate Vertical MOS transistor in linear scale with gate Width of 40 nm


Figure 4.37: Simulated output characteristics of a Double Gate Vertical MOS transistor in linear scale with gate Width of 80 nm

| Single gate |  |  | Double gate |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Width <br> [nm] | $\mathbf{V}_{\text {DS }}$ <br> $[\mathbf{V}]$ | $\mathbf{S}$ <br> $[\mathbf{m V / d e c}]$ | Gate Width <br> [nm] | $\mathbf{V}_{\text {DS }}$ <br> [V] | S <br> $[\mathbf{m V / d e c}]$ |
|  | 0.1 | 88.87 |  | 80 | 0.1 |

Table 4.4: Subthreshold Slope of single and double gate vertical MOS transistors.

The structure of double gate, despite having 2 gates separated fairly way apart, still shows a considerable corner impact. This, then, might counsel that the corners do get simply affected attributable to its convex physical nature. Hence, it is essential to hold out additional work to verify the role of the proximity of adjacent gates in moving the behaviour of the corners of the pillar, Effectively, ways in which of dominant the corners is advised, probably by rounding error the corners, or by means that of threshold voltage maintain at the corners exploitation corners implant or strategic placement of the gates.


Figure 4.38: The top view of electron concentration of the simulated a )Single Gate and b) Double Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$.


Figure 4.39: The top view of potential distribution of the simulated a )Single Gate and b)
Double Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$.

a Single Gate

b) Double Gate

Figure 4.40: The top view of the simulated Single Gate vertical MOS transistor at $\mathrm{V}_{\mathrm{G}}=1.5 \mathrm{~V}$ and
$\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$, for a) electron concentration and b) potential distribution.

## Chapter 5

## Conclusion

We have investigated the possible corner effects of vertical MOS transistor by using 3dimensional device simulator, $\mathrm{A}_{\text {TLAS }} 3 \mathrm{D}$ from Silvaco TCAD with simplified device features. Different types of gate structure and gate width have been simulated and investigated. The gate length, $\mathrm{L}_{\mathrm{G}}$ was kept constant 60 nm , the gate oxide of 2 nm thick and pillar size of $100 \mathrm{~nm} \times 100 \mathrm{~nm} \times 100 \mathrm{~nm}$ for all the simulation. The surround gate vertical MOS transistor with gate width of 400 nm shown early turn on effect at the corners and exhibited a threshold voltage lowering at the corners.

The quadruple gate and corner gate vertical MOS transistor were simulated and analysed for corner effects and wide edge. When the gate width is increased, the current drive increases but the off state current decreases. The quadruple gate structure was joined with the corner gate structure result in 400 nm wide surround gate structure. The combination of 368 nm quadruple gate with 32 nm corner gate which results in similarity with the simulated 400 nm surround gate structure. From the corner and non-corner parts the contribution of total drain current was estimated. With corner section occupying 240 nm of the gate width, and the non-corner section taking 240 nm , at 0.1 V the drain current contribution of corner section is estimated to be $36.75 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $2.30 \%$ founded on physical ratio. With corner section occupying 160 nm of the gate width, and the non-corner section taking 160 nm , at 0.1 V the drain current contribution of corner section is estimated to be $85.43 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $3.46 \%$ founded on physical ratio. In corner gate and double gate taking 80 nm at 0.1 V the drain current contribution of corner section is estimated to be $97.44 \%$ and at 1.0 V the drain current contribution of corner section is estimated to be $6.20 \%$ founded on physical ratio. The corner of the pillar turned on earlier than the non-corner part which results in a significant contribution of total drain current when the device is biased above the threshold voltage.

## References

[1] C. M. Osburn, I. Kim, S. K. Han, I. De, K. F. Yee, S. Gannavaram, S. J. Lee, C. -H. Lee, Z. J. Luo,W .Zhu, J. R. Hauser, D.-L. Kwong, G. Lucovsky, T. P. Ma and M. C. Ozturk, "Vertically Scaled MOSFET Gate Stacks and Junctions: How Far Are We Likely To Go?" IBM J. Res. \& Dev., Vol. 46, pp. 229-315, March / May 2002.
[2] Semiconductor Industry Association, International Technology Roadmap for Semiconductors (ITRS Update 2002). [Online], http://public.itrs.net.
[3] G. D. Wilk, R. M. Wallace, J. M. Anthony, "High-K Gate Dielectrics: Current Status and Materials Properties Considerations," J. Applied Physics, vol.89, pp. 5243-5275, May 2001.
[4] S.Tang, R. M.Wallace, A. Seabauge, D. King-Smith,"Evaluating the Minimum Thickness of Gate Oxide on Silicon using First-Principles Method," Applied Surface Science, 135, pp. 137-142, 1998.
[5] L. Geppert,"The Amazing Vanishing Transistor Act, "IEEE Spectrum, pp.28-33, oct.2002.
[6] A.Burenkov and J. Lorenz, "On the Role of Corner Effect in FinFETs," proc. European Workshop Ultimate Integration of Silicon (ULIS), pp. 31-34, March 2003.
[7] J. R. Brews, (ed. S. M. Sze), "The Submicron MOSFET," High-Speed Semiconductor Devices, Wiley Interscience, New York, pp. 139-202, 1990.
[8] L. Geppert, "The Amazing Vanishing Transistor Act, " IEEE Spectrum, pp. 28-33, oct. 2002.
[9] S.-H Oh, Physics and Technology of Vertical Transistors, PhD. Thesis, Stanford University, June 2001.
[10] H.-S. P. Wong, D. J. Frank, P. M. Solomom, C. H. J.Wann and J.J.Welser, "Nanoscale CMOS," proc. IEEE, vol. 87, pp. 537-570, April 1999.
[11] L. Chang, Y-K. Choi, J. Kedzierski, N, Lindert, P. Xuan, J. Bokor, C. Hu, T-J. King, "Moore's Law Lives On," IEEE Circuit \& Devices, pp. 35-42, Jan. 2003.
[12] H. -S. P. "Beyond the Conventional Transistor," IBM J. Res. \& Dev., vol. 46, pp. 133-168, March/May 2002.
[13] J. -T. Park, C. A. Colinge, "comparison of Gate Structures for ShortChannel SOI MOSFETs," IEEE Proc. Int. SOI conf., pp. 115-116, Oct. 2001.
[14] R. Chau, B. Doyel, J. Kavalieros, D. Barlage, A. Murthy, M. Doczy, R. arghavani and S. Datta, "Advanced Depleted-Substrate Transistors: Single-Gate, Double-Gate and Trigate," Ext. Abstarct Int. Conf. Solid State Devices \& Materials, pp. 68-69, 2002.
[15] Y. -K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, C. Hu, "Sub-20 nm CMOS FinFET Technologies," IEEE Tech. Dig., Electron Devices Meeting IEDM'01, PP. 421-424, 2001.
[16] G.Pei, J.Kedzierski, P. Oldiges, M.Ieong and E.C.-C.Kan,"FinFET Design Considerations Based on 3-D Simulation and Analysis Modeling," IEEE Trans Electron Devices, vol.49, pp.1411-1419, August 2002.
[17] K. Gopalakrishnan, P. B. Griffin and J.D. Plummer, "I-MOS: A Novel Semiconductor Device with a Subthreshold Slope lower than Kt/Q," Tech. Dig. Int. Electron Devices Meeting IEDM'02, pp. 289-292, Dec 2002.
[18] H. Takato, K. Sunouchi, N. Okade, A. Nitayama, K. Hieda, F. Horiguchi and F.Masuoka, "High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High DENsity LSIs," Tech. Dig. Int. Electron Devices Meeting IEDM'88, pp. 222-225, Dec 1998.
[19] C. P.Auth and J. D> Plummer, "Vertical, Fully-Depleted, Surrounding Gate MOSFETs, on sub- $0.1 \mu$ mThick Silicon Pillars," Digest, Device Research Conf. $54^{\text {th }}$ Annual, pp. 108109, June 1996.
[20] -,"Scaling Theory For Cylindrical, Fully-Depleted, Surrounding Gate MOSFETs,"IEEE Trans. Electron Devices, vol. 18, pp.74-76, Feb.1997.
[21] -,"A Simple Model for Threshold Voltage of Surrounding Gate MOSFETs," IEEE Trans. Electron Devices, vol.45, pp. 2381-2383, Dec. 1997.
[22] M.terauchi, N. Shigyo, A.Nitayama amd F. Horiguchi, "'Depletion Isolation Effects'of Surrounding Gate Transistors,"," IEEE Trans. Electron Devices, vol. 44, pp. 2303-2305, Dec. 1997.
[23] S.-L. Jang and S.-S Liu, "An Analytical Surround Gate MOSFET Model," Solid-State Electronics, vol.42, pp. 721-726, 1998.
[24] H. Gossner, I. Eisele and L. Risch, "Vertical Si-Metal-Oxide-Semiconductor Field Effect Transistor with Channel Lengths of 50nm by Moleculer Beam Epitaxy," Jpn. J.Applied Physics, vol. 33, pp. 2423-2428, April 1994.
[25] L.Risch, W.H. krautschneider, F.Hofmann, H.Scahfer, T.Aeugle and W.Rosner,"Vertical MOS Transistors with 70nm Channel Length,"IEEE Trans. Electron Devices, vol.43, pp. 1495-1498, Sept. 1996.
[26] T. Schulz, W. Rosner, L.Risch, A.Korbel and U.Langmann, "Short-Channel Vertical Sidewall MOSFETs,"IEEE Trans.Electron Devices,vol.48,pp. 1783-1788, August 2001.
[27] J. M.Hergenrother, D.Monroe, F.P.Klemens, A.Kornblit, G.R.Weber, W. M. Mansfield,
M.R.Baker, F. H. Baumann, K. j. Bolan, J. E. Bower, N. A. Ciampa, R. A.Cirelli, J. I. Colonell, D. J. Eaglesham, J. Frackoviak, H. J. Gossmann, M. L. Green, S. J. Hillenius, C. A. King, R.N. Kleiman, W.Y.-C.Lai, J.T.-C. Lee, R.C. Liu, H. L. Maynard, M. D Morris, S.-H. Oh, C.-S. Pai, C. S. Rafferty, J. M. Rosamilia, T. W. Sorch and H.-H. Vuong, "The Vertical Replacement - Gate (VRG) MOSFET: A 50-nm Vertical MOSFET With Lithography-Independent Gate Length," IEEE Tech. Dig., Electron Devices Meeting IEDM'99, pp. 75-78, Dec 1999.
[28] V. D. Kunz, CMOS Compatible Vertical Surround Gate MOSFETs with Reduced Parasitics, PhD. Thesis,University of Southampton, April 2003.
[29] European Commission,SiGe Channel and Source/ Drain Engineering for deep sub-micron CMOS(SIGMOS)[Online], http:// www.imec.be/EURACCESS/SIGMOS/Welcome.html.
[30] V.D. Kunz, T.Uchino, C. H.de Groot, P.Ashburn, d. C.Donaghy, S.Hall, Y. Wang, P. L. F. Hemment, "Reduction of parasitic Capacitance in Vertical MOSFET's By Spacer Local Oxidation IEEE Trans Electron Devices,vol.50, pp. 1487-1493, June 2003.
[31] C. H.De Groot, V.D.Kunz,T.Uchino, P. Ashburn, D.C.donaghy, S. Hall, Y. Wang, P. F. Hemment, "Reduction of parasitic Capacitance in Vertical MOSFET's By Fillet Local Oxidation (FILOX)," Proc.European Workshop ultimate Integration of Silicon (ULIS), pp.41-44, March 2003.
[32] S.M. Sze, Semiconductor Devices: physics and Technology, $2^{\text {nd }}$ Ed., John Wiley \& Sons ,New York, 2002.
[33] Y.P.Tsividis, Operation and Modeling of the MOS Transistor, McGraw-hill, New York, 1987.
[34] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices,Cambridge University Press, Cambridge, 1998.
[35] V. D. Kunz, CMOS Compatible Vertical Surround Gate MOSFETs with Reduced Parasitics, PhD. Thesis, University of Southampton, April 2003.
[36] S.-H Oh, Physics and Technology of Vertical Transistors, PhD. Thesis, Stanford University, June 2001.
[37] C.P.Auth and J.D. Plummer, "A Simple Model for Threshold Voltage of SurroundingGate MOSFETs," IEEE Trans. Electron Devices, vol.45, pp. 2381-2383, Nov. 1998.
[38] A. Vandooren, D. Flandre, S. Cristoloveanu and J.P. Colinge, "Edge Effects Characterization in Gate-All Around SOI MOSFETs,'IEEE Proc. Int. SOI Conf., pp. 75-76, Oct. 1998.
[39] G. Pei, J. Kedzierski, P Oldiges, M. leong and E. C. -C. Kan, " FinFET Design Considerations Based on 3-D Simulation and Analysis Modeling, "IEEE Trans. Electron Devices, vol.49, pp. 1411-1419, August. 2002.
[40] A.Burenkov and J.Lorenz, "On the Role of corner Effect in FinFETs," Proc. European Workshop ultimate Integration of Silicon (ULIS), pp. 31-34, March 2003.
[41] B. Doyle, B.Boyanov, S.Datta,M. Doczy, S.Hareland, B. Jin, J.Kavalieros, T.Linton, R. Rios and R.Chau,"Tri-gate Fully-depleted CMOS Transistors:Fabrication, Design and Layout,"Digest of Tech.papers, Symposium on VLSI Tech.2003, pp.133-134,June 2003.
[42] J. P. Colinge, J. W. Park and /w. Xiong, "Threshold Voltage and Subthreshold Slope of Multiple-Gate SOI MOSFETs," IEEE Electron Devices Letters, vol. 24, pp. 515-517, August. 2003.
[43] A. Burekov and J. Lorenz, "Corner Effect in Double and Triple Gate FinFETs,"Proc. ESSDERC, pp.135-138, Sept. 2003.
[44] N.Shigyo and R. Dang, "Analysis of an Anomalous Subthreshold Current in a Fully Recessed Oxide MOSFET Using Three-Dimensional Device Simulator, "IEEE J. SolidState Circuits, vol. sc-20, pp. 361-365, Feb. 1985.
[45] n.Shigyo, S. Fukuda, T. Wada, K. Hied, T. Hanamoto, H.Watanabe, K, Sunouchi and H. Tango, "Three-Dimensional Analysis of Subthreshold Swing and Transconductance For fully Recessed Oxide (Trench) Isolated $1 / 4-\mu \mathrm{m}$-Width MOSFETs," IEEE Trans. Electron Devices, vol.35, pp. 945-951, July 1988.
[46] R. C. Vankemmel and K. M. De Meyer, "A Study of the Corner Effect in TrenchLike Isolated structures," IEEE Trans. Electron Devices, vol. 37, pp. 168-176, Jan. 1990.
[47] A. Bryant, W. Haensch, S. Geissler J. Mandelman, D. Poindexter and M. Steger, " The Current-Carrying Corner Inherent to Trench Isolation,"IEEE Electron Devices Letters, vol.14, pp. 412-414, August. 1993.
[48] b. Agrawal, V. K. De, J. D. Meindl, "Three-Dimensional analytical Subthreshold Models For Bulk MOSFETs,'IEEE Trans.Electron Devices,vol.42, pp. 2170-2180, Dec. 1995.
[49] P.J.VanDerVoorn and J. P.Krusius, "Inversion Channel Edge in Trench- Isolated Sub- 1/4 - $\mu \mathrm{m}$ MOSFETs," IEEE Trans. Electron Devices, vol.43, pp. 1274-1280, August 1996.
[50] P. Sallagoity,M.Ada-Hanifi,,M.Paoli and M. Haond,"Analysis of Width Edge Effects in Advanced Isolation Schemes for Deep Submicron CMOS Technologies," IEEE Trans.Electron Devices, vol.43,pp.1900-1905, Nov.1996.
[51] P. Sallagoity, M. Ada-Hanifi and A. Poncet, "Cost Effective Simulation of ThreeDimensional Effects in the Shallow Trench Isolation Process,"Proc. ESSDERC, pp. 468471, Sept. 1997.
[52] M. Nandakumar, A Chatterjee, S.Sridhar, K. joyner, M Rodder and I.-C. Chen,"Shallow Trench Isolation for Advanced ULSI CMOS Technologies," Tech, Dig. IEDM '98, pp. 133-136, 1998.
[53] G. Niu, J. D. Cressler, S. J. Mathew and D. C. Ahlgen, "Enhanced Low- Temperature Corner Current-Carrying Inherent to Shallow Trench Isolation (STI)." IEEE Electron Device Letters, vol. 20, pp. 520-522, Oct. 1999.
[54] T. Oishi, K. Shiozawa, A.Furukawa, Y. Abe and Y. Tokuda, "Isolation Edge Effect Depending on Gate Length of MOSFET's with Various Isolation Structures," IEEE Trans. Electron Devices, vol. 47, pp. 822-827, April 2000.
[55] X. Zhou and K,Y, Lim, "De-embedding Length-Dependent Edge-Leakage Current in Shallow Trench Isolation Submicron MOSFET's, "Solid-State Electronics, vol. 46, pp. 769-772, 2002.
[56] -,"United MOSFET Compact I-V Model Formulation through Physics-Based Effective Transformation," IEEE Trans. Electron Devices, vol.48, pp. 887-896, May 2001.
[57] X.Zhou and K,Y, Lim and D.Lim,"A Simple and Unambiguous Definition of Threshold Voltage and its Implication in Deep-Submicron. MOS Device Modeling," IEEE Trans. Electron Devices, vol. 46, pp. 807-809, April 1999.
[58] H.- S. P Wong, D. J. Frank, P. M. Solomom, C. H. J.Wann and J. J. Welser,"Nanoscale CMOS," proc. IEEE, vol. 87, pp. 537-570, April 1999.
[59] J.J.Sanchez, K. K.Hsueh and T.A.bDeMassa,"Drain-engineered Hot- Electron- Resistant Device Structures: A Review,"IEEE Trans. Electron Devices, vol.36, pp. 1125-1132,June 1989.
[60] M.G.Stinson and C. M. Osburn, "Effects of Ion Implantation on Deep-Submicrometer, Drain-Engineered MOSFET Technologies," IEEE Trans. Electron Devices, vol. 38, pp. 487-497, March 1991.
[61] S.S. Chung, S.-M. Cheng, R. G.-H.Lee, S.-N. Kuo and M.-S.Liang. "A Novel Technique for Profiling the Lateral $\mathrm{n}^{-}$Doping Concentration of Submicron LDD MOS Devices," IEEE Trans. Electron Devices, v ol.44, pp. 2220-2226, Dec 1997.
[62] M. Orshansky, D. Sinitsky, P. Scrobohaci, J. Bokar and C. Hu, " Impact of Velocity Overshoot, Polysilicon Depletion and Inversion Layer Quantization on NMOSFET Scaling," IEEE conf. Dig.,56 ${ }^{\text {th }}$ Annual Device Research, pp.18-19, June 1998.
[63] Y.-C, Yeo, P.Ranade, T.-J King and C.Hu, "Effects of High-k Gate Dielectric Materials on Metal and Silicon Gate Workfunctions," IEEE Electron Device Letters, vol.23, pp. 342-344, June 2002.
[64] G. D.Wilk, R.M.Wallace and J.M. Anthony, "High-k Gate Dielectrics: Current Status And Materials Properties Consideration,"J.Applied Physics, vol.89, pp.5243-5275,May 2001.
[65] H. B. Michaelson, " The Work Function of the Elements and Its periodicity," J.Applied Physics, vol.48, pp.4729-4733, Nov. 1977.
[66] J. D. Plummer and P. B. Griffin, "Materials and Process Limits in Silicon VLSI Technology," Proc.IEEE, vol.89, pp. 240-258, March 2001.
[67] Silvaco International, ATLAS User's Manual Device Simulation Software. Silvaco International Ltd., Santa Clara, Dec. 2002.
[68] Silvaco International, " Simulation of Vertical Double-Gate SOI MOSFETSs Using DEVICE3D," The Simulation Standard, pp.4-6, Nov.2002.
[69] Semiconductor Industry Association, International Technology Roadmap for Semiconductors (ITRS Update 2002).[Online],http://public.itrs.net.
[70] M. terauchi, N. Shigyo, A. Nitayama amd F. Horiguchi, "'Depletion Isolation Effects' of Surrounding Gate Transistors,"IEEE Trans. Electron Devices, vol.44, pp.2303-2305, Dec. 1997.
[71] C. P. Auth and J.D Plummer, "Vertical, Fully-Depleted, Surrounding Gate MOSFETs on sub-0.1 $\mu \mathrm{m}$ Thick Silicon Pillars,"Digest, Device Research Conf- 54 ${ }^{\text {th }}$ Annual, pp. 108 -109, June 1996.
[72] G. Pei, J. Kedzierski, P. Oldiges, M. leong and E. C.-C. Kan, " FinFET Design Consideration Based on 3-D Simulation and Analysis Modeling,"IEEE Trans.Electron Devices, vol.49, pp. 1411-1419, August 2002.
[73] P. J.VanDerVoorn and J. P. Krusius, "Inversion Channel Edge in Trench- Isolated Sub-¼- $\mu \mathrm{m}$ MOSFETs,"IEEE Trans. Electron Devices, vol.43, pp. 1274-1280,August 1996.
[74] B.Doyle, B. Boyanov, S.Datta, M. Doczy, S.Hareland, B.Jin, J.Kavalieros, T.Linton, R. Rios and R.Chau, "Tri-gate Fully-Depleted CMOS Transistors:Fabrication Design and Layout,"Digest of Tech.Papers,Symposium on VLSI Tech.2003,pp.133-134, June 2003.
[75] R.C. Vankemmel and K. M. De Meyer, "A Study of the Corner Effect in Trench-Like Isolated Structures," IEEE Trans. Electron Devices, vol.37, pp. 168-176, Jan. 1990.

## Chapter 6

## Appendix A

## A. 1 Surround Gate Vertical MOS Transistor



Fig 01: Ids vs Vgs curves(linear)


Fig 02: Ids vs Vgs curves(log)


Fig 03: Ids vs Vds curves

## A. 2 Quadruple Gate Vertical MOS Transistor



Fig 04: Ids vs Vgs curves for $\mathbf{V}_{\mathrm{DS}}=\mathbf{0 . 1}$ (linear)


Fig 05: Ids vs Vgs curves for $V_{D S}=\mathbf{0 . 1} \mathbf{V}(\log )$


Fig 06: Ids vs Vgs curves for $\mathrm{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$ (linear)


Fig 07: Ids vs $V g s$ curves for $V_{D S}=1.0 \mathrm{~V}(\log )$

## A. 3 Corner Gate Vertical MOS Transistor



Fig 08: Ids vs Vgs curves for $\mathrm{V}_{\mathrm{DS}}=\mathbf{0 . 1} \mathrm{V}$ (linear)


Fig 09: Ids vs Vgs curves for $\mathbf{V}_{\mathrm{DS}}=\mathbf{0 . 1} \mathbf{V}(\log )$


Fig 10: Ids vs Vgs curves for $\mathbf{V}_{\mathrm{DS}}=1.0 \mathrm{~V}$ (linear)


Fig 11: Ids vs Vgs curves for $V_{D S}=1.0 \mathrm{~V}(\log )$

## A. 4 Combined Gate Vertical MOS Transistor



Fig 12: Ids vs Vgs curves for $\mathrm{V}_{\mathrm{DS}}=\mathbf{0 . 1} \mathbf{V}$ (linear)


Fig 13: Ids vs $V$ gs curves for $V_{D S}=\mathbf{0 . 1} \mathbf{V}(\log )$


Fig 14: Ids vs Vgs curves for $\mathrm{V}_{\mathrm{DS}}=\mathbf{1 . 0} \mathbf{V}$ (linear)


Fig 15: Ids vs Vgs curves for $V_{D S}=1.0 \mathrm{~V}(\log )$

## A. 5 Single \& Double Gate Vertical MOS Transistor



Fig 16: Ids vs Vgs curves of Single gate for 40 nm


Fig 17: Ids vs Vgs curves of Double gate for 80 nm

