An Application Specific Integrated Circuit for Optimization of Fixed Polarity Reed-Muller Expressions

Tahseen Kamal B. Sc. (CSE)

A Thesis submitted to

Department of Computer Science and Engineering Faculty of Sciences and Engineering East West University Dhaka-1212, Bangladesh

as partial fulfillment of the requirements for the degree of Master of Science in Computer Science and Engineering

April 30, 2006

This work is done with the financial support of "Imdad-Sitara Khan Foundation, Saratoga, California, USA" under AABEA Imdad-Sitara Khan Foundation Fellowship program

DECLARATION

This is certified that this thesis is an original work and was done by me and it has not been submitted elsewhere for the requirement of any degree or diploma or for any other purposes except for publication.

Signature of the candidate

Johnsen Kamal

Tahseen Kamal)

ACCEPTANCE

The Thesis entitled An Application Specific Integrated Circuit for Optimization of Fixed Polarity Reed-Muller Expressions submitted by Tahseen Kamal, I.D. No. 2005-2-96-003, to the Department of Computer Science and Engineering, East West University, Dhaka-1212, Bangladesh is accepted as satisfactory for partial fulfillment of the requirements for the degree of Master of Science (MS) in Computer Science and Engineering on April 30, 2006.

BOARD OF EXAMINERS

Lakna 30.09.06 1.-

Prof. Dr. Md. Mozammel Huq Azad Khan Dean, Faculty of Sciences and Engineering East West University Dhaka-1212, Bangladesh Chairman and Thesis Supervisor

Mr. Syed Akhter Hossain Associate Professor and Chairperson Department of Computer Science and Engineering East West University Dhaka-1212, Bangladesh

Member (Exofficio)

hrastic 30/4/06 3

Prof. Dr. A. B. M. Harun-ur Rashid Department of Electrical and Electronic Engineering Bangladesh University of Engineering and Technology Dhaka-1000, Bangladesh External Member

Acknowledgement

I would like to start by thanking the **Imdad-Sitara Khan Foundation** for giving me th opportunity to conduct the Master of Science in Computer Science and Engineering by providing fellowship.

I must thank Dr. Md. Mozammel Huq Azad Khan, for being the best guide possible to me. Without his support this thesis and my MS would never be completed.

The person who has always guided me on this path is the department Chairperson, Mr. Syed Akhter Hossain. The thesis completion is a result of his support and care which I must admit.

Mr. Shahrier Kabir, Lab In-charge, East West University, should also be thanked for his technical support.

I must also thank my family members who are and will always be with me when I am in bad time.

But above everything I would like to thank His almighty, Allah, for giving me the ability, chance, patience and stamina to complete this task successfully.

Abstract

Classically logic functions are realized using AND-OR two-level circuits. Now a days, EXORbased logic functions have become popular, because they have some specific advantages over AND-OR realizations [Sasao 1993a]. Two-level AND-EXOR logic is one of the EXOR-based logics, which is also known as Reed-Muller logic. There are seven classes of AND-EXOR logic expressions [Sasao 1993a]. A Fixed Polarity Reed-Muller (FPRM) expression is one of them which is canonical and uses a fixed polarity for each variable. An *n*-variable function has 2^n different polarity vectors; consequently, there are 2^n different FPRM expressions. The expression with minimum number of products is the minimum FPRM expression. Therefore, the minimization problem of FPRM expressions is to find a polarity vector that produces an FPRM expression with minimum number of products along with corresponding coefficients. There are many software methods for FPRM minimization which are sequential in nature and require exponential execution time. In this thesis an ASIC has been developed to minimize 3-variable FPRM expressions which is parallel in nature and requires constant time. This ASIC takes the minterm coefficients of a Boolean function as input. It generates all the polarity vectors for a three variable function and determines the optimum polarity and corresponding FPRM coefficients.

Table of Contents

Chapter 1	Introduction to AND-EXOR Expressions	8
Chapter 2	Minimization of Fixed Polarity Reed-Muller Expressions	26
Chapter 3	Introduction to Application Specific Integrated Circuits (ASICs)	42
Chapter 4	RTL level Architecture of the developed ASIC for FPRM Minimization	52
Chapter 5	FPGA Implementation of the developed ASIC for FPRM Minimization	61
Chapter 6	Discussion and Conclusion	65
References		66

Chapter 1 Introduction to AND-EXOR Expressions

1.1 Introduction

There are many ways a Boolean function can be represented. The most popular one is a *truth isble* representation. The size of the *truth table* increases exponentially with the increase of *n number of variables in the function*). Another commonly used approach is the *AND-OR* representation, also known as the *Sum-of-Products* representation which is more compact than the *truth table* representation. During the last two decades, researchers focused their eyes extensively on realizing logic functions using *EXOR-based* circuits which is more compact than the *AND-OR* representation. For example, for representing a parity function an *AND-OR* representation takes 2^{n-1} product terms, whereas *AND-EXOR* representation takes *n* product terms [Sasao 1993a]. In this chapter, classification of AND-EXOR logic is presented along with detailed description of each type, their uses and advantages are also discussed [Sasao 1993a].

1.2 AND-EXOR Expansions of Logic Functions

The following three expansions are the basis of the AND-EXOR representation of logic functions [Sasao 1991, 1993a, 1995]:

- i. Shannon expansion
- ii. Positive Davio expansion
- iii. Negative Davio expansion

1.2.1 Shannon Expansion

The Shannon expansion of a logic function is defined as follows.

Theorem 1.1 (Shannon expansion) An arbitrary n-variable function, $f(x_1, x_2, ..., x_n)$ can be expanded using the following expansion.

$$f(x_1, x_2, \dots, x_n) = x_i f_0 + x_i f_1$$
(1.1)

Here, we obtain f_0 by putting 0 (zero) for x_i in $f(x_1, x_2, ..., x_n)$ and f_1 by putting 1 (one) for $x_i = f(x_1, x_2, ..., x_n)$.

Thus,
$$f_0 = f(x_1, ..., x_{i-1}, 0, x_{i+1}, ..., x_n)$$
 and $f_1 = f(x_1, ..., x_{i-1}, 1, x_{i+1}, ..., x_n)$.

Proof. The theorem is proved using proof by induction. If we put $x_i = 0$ in (1.1), we have $(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) = \overline{0} \cdot f_0 + 0 \cdot f_1 = f_0$. Again, if we put $x_i = 1$ in (1.1), we get, $(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n) = \overline{1} \cdot f_0 + 1 \cdot f_1 = f_1$. Thus we have the theorem. (Q.E.D)

The Shannon expansion can also be represented in the following way.

Lemma 1.1 (Shannon expansion) An arbitrary n-variable function $f(x_1, x_2, ..., x_n)$ can be expanded using the following expansion.

$$(x_1, x_2, ..., x_n) = \overline{x_i} f_0 \oplus x_i f_1$$
 (1.2)

where, $f_0 = f(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n)$ and $f_1 = f(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n)$.

Proof. The sub-functions $\overline{x_i} f_0$ and $x_i f_1$ of (1.1) are mutually disjoint. So, + of (1.1) can be replaced by \oplus . Thus we have the lemma. (Q.E.D)

The circuit for the Shannon expansion is shown in Figure 1.1(a). In Shannon expansion, the variable x_i appears both as x_i and $\overline{x_i}$.

1.2.2 Positive Davio Expansion

The positive Davio expansion of a logic function is defined as follows.

Theorem 1.2 (Positive Davio expansion) An arbitrary n-variable function $f(x_1, x_2, ..., x_n)$ can be expanded using the following expansion.

$$(1.3)$$

where $f_0 = f(x_1, ..., x_{i+1}, 0, x_{i+1}, ..., x_n)$, $f_1 = f(x_1, ..., x_{i-1}, 1, x_{i+1}, ..., x_n)$ and $f_2 = f_0 \oplus f_1$.

Proof. Since $1 \oplus x_i = \overline{x_i}$, from (1.2) we can write $f(x_1, x_2, ..., x_n) = (1 \oplus x_i) f_0 \oplus x_i f_1 =$ $f_0 \oplus x_i (f_0 \oplus f_1) = f_0 \oplus x_i f_2$. Thus we have the theorem. (Q.E.D)

The circuit for the positive Davio expansion is shown in Figure 1.1(b). In positive Davio expansion, the variable x_i appears as only x_i .

1.2.3 Negative Davio Expansion

The negative Davio expansion of a logic function is defined as follows.

Theorem 1.3 (Negative Davio expansion) An arbitrary n-variable function $f(x_1, x_2, ..., x_n)$ can **measured** using the following expansion.

$$f_1 \otimes_{\mathbb{Z}^{n-1}} x_n = f_1 \oplus \overline{x_i} f_2$$
(1.4)

 $= f(x_1, ..., x_{i-1}, 0, x_{i+1}, ..., x_n), \quad f_1 = f(x_1, ..., x_{i-1}, 1, x_{i+1}, ..., x_n) \text{ and } f_2 = f_0 \oplus f_1.$

First. Since $1 \oplus \overline{x_i} = x_i$, from (1.2) we can write $f(x_1, x_2, ..., x_n) = \overline{x_i} f_0 \oplus (1 \oplus \overline{x_i}) f_1 = \frac{1}{2} \overline{x_i} f_0 \oplus f_1) = f_1 \oplus x_i f_2$. Thus we have the theorem. (Q.E.D)

The circuit for the negative Davio expansion is shown in Figure 1.1(c). In negative Davio x_i preserves as only $\overline{x_i}$.




Figure 1.1 Circuits corresponding to three types of expansions.

1.3 AND-EXOR Expansion Trees of Logic Functions

 $\exists ::$ applying the three expansions of (1.2), (1.3), and (1.4) for each variable of a logic function, $d \in can$ represent a logic function using the following expansion trees [Sasao 1995].

1.3.1 Shannon Tree

E) applying the Shannon expansion recursively to a logic function, we can represent a logic function by a Shannon tree. Figure 1.2 shows an example of a Shannon tree for a 3-variable function f, where the symbol S denotes the Shannon expansion. The terminal nodes represent turnary constants. Each edge has a literal *(uncomplemented or complemented form of a variable)* $f = \{x_i, \overline{x_i}\}$ of a variable as a label. A product of the literals from the root node to a terminal product term. For example, the right most path represents the product term $t = x_2 x_3$. The expression corresponding to this tree is,

$$= f_{000} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{001} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{010} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{011} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{01} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{01} \overline{x_1} \overline{x_2} \overline{x_3} \oplus f_{01} \overline{x_1} \overline{x_2} \overline{x_3}$$

This expression is a canonical expression (where each product term contains all variables in the function). The products having zero coefficients disappear. Thus, the number of non-zero exerificients equals to the number of products in the expression.




Figure 1.2 A Shannon tree for 3-variable function.

1.3.2 Positive Davio Tree

.....

applying the positive Davio expansion recursively to a logic function, we can represent a scie function by a positive Davio tree. Figure 1.3 shows an example of a positive Davio tree for three-variable function f, where the symbol pD denotes the positive Davio expansion. Each size has a literal $x_i^* \in \{1, x_i\}$ of a variable as a label. The expression corresponding to this tree

$$f_{200} = f_{000} + 1 + 1 \oplus f_{002} + 1 + x_3 \oplus f_{020} + x_2 + 1 \oplus f_{022} + x_2 + x_3 \oplus f_{200} + x_1 + 1 \oplus f_{202} + x_1 + 1 + x_3 \oplus f_{220} + x_1 + x_2 + 1 \oplus f_{222} + x_1 + x_2 + x_3$$
(1.6)

expression is a canonical expression and uses only positive (uncomplemented) literals.




Figure 1.3 A positive Davio tree for 3-variable function.

1.3.3 Reed-Muller Tree

We use either the positive or the negative Davio expansion for each variable, we can represent sogic function by a Reed-Muller tree. Figure 1.4 shows an example of a Reed-Muller tree for a s-variable function f, where the symbols pD and nD denote the Positive and the Negative Davio expansions, respectively. In this tree, variable x_1 and x_3 use the Positive Davio expansion and ratiable x_2 uses the Negative Davio expansion. The expression corresponding to this tree is,

$$= f_{010} 1 \cdot 1 \cdot 1 \oplus f_{012} 1 \cdot 1 \cdot x_3 \oplus f_{020} 1 \cdot \overline{x_2} \cdot 1 \oplus f_{022} 1 \cdot \overline{x_2} x_3 \oplus$$

$$= f_{210} x_1 \cdot 1 \cdot 1 \oplus f_{212} x_1 \cdot 1 \cdot x_3 \oplus f_{220} x_1 \overline{x_2} \cdot 1 \oplus f_{222} x_1 \overline{x_2} x_3$$

$$(1.7)$$

This expression is canonical for a given way of expansion. There are 2^n different expansions for n-variable function. Different expansions will produce expressions with different number of m-variable function.

11

-




Figure 1.4 A Reed-Muller tree for 3-variable function.

1.3.4 Kronecker Tree

If we use any of the Shannon, the positive Davio and the negative Davio expansions for each matched we can represent a logic function by a Kronecker tree. Figure 1.5 shows an example of a Kronecker tree for a three-variable function f, where the symbols S, pD and nD denote the matched x_1 uses the positive Davio and the negative Davio expansions, respectively. In this tree, matched x_1 uses the Shannon expansion, variable x_2 uses the positive Davio expansion, and matched x_3 uses the negative Davio expansion. The expression corresponding to this tree is,

$$= \underbrace{f_{001} x_1 \cdot 1 \cdot 1 \oplus f_{002} x_1 \cdot 1 \cdot x_3 \oplus f_{021} x_1 \cdot x_2 \cdot 1 \oplus f_{022} x_1 \cdot x_2 x_3 \oplus f_{021} x_1 \cdot 1 \cdot x_3 \oplus f_{121} x_1 x_2 \cdot 1 \oplus f_{122} x_1 x_2 x_3 \oplus f_{121} x_1 x_2 \cdot 1 \oplus f_{122} x_1 x_2 x_3}_{(1.8)}$$

This expression is canonical for a given way of expansion. There are 3^n different expansions for π towariable function. Different expansions will produce expressions with different number of π todays.




Figure 1.5 A Kronecker tree for 3-variable function.

235 Pseudo Reed-Muller Tree

the use either the positive or the negative Davio expansion for each node, we can represent a signification by a pseudo Reed-Muller tree. Figure 1.6 shows an example of a pseudo Reed-Muller tree for a three-variable function f. In this tree, variable x_1 uses the positive Davio expansion, variables x_2 and x_3 use both the positive and the negative Davio expansions. The example corresponding to this tree is

$$= \frac{1}{1 \cdot 1 \cdot 1} \oplus f_{002} 1 \cdot 1 \cdot \overline{x_3} \oplus f_{020} 1 \cdot x_2 \cdot 1 \oplus f_{022} 1 \cdot \overline{x_2} x_3 \oplus \frac{1}{1 \cdot 1 \cdot 1} \oplus f_{212} x_1 \cdot 1 \cdot x_3 \oplus f_{221} x_1 \overline{x_2} \cdot 1 \oplus f_{222} x_1 \overline{x_2} \overline{x_3}$$
(1.9)

The tree there are $2^n - 1$ nodes for n-variable functions. So for a given order of the input $= 2^{2^n-1}$ different expansions for n-variable functions. There are n! ordering of $= 2^{2^n-1}$ different expansions for an *n*-variable functions. Is referred expansions will produce expressions with different number of products.




Figure 1.6 A pseudo Reed-Muller tree for 3-variable function.

13 🔊 Pseudo Kronecker Tree

the use any of the Shannon, the positive Davio and the negative Davio expansions for each $x \in x$ are can represent a logic function by a pseudo Kronecker tree. Figure 1.7 shows an $x_1 = 1$ of a pseudo Kronecker tree for a three-variable function f. In this tree, variable x_1 uses $x_2 = 3$ mannon expansion, variable x_2 uses both the positive and the negative Davio expansions, $x_2 = 1$ mable x_3 uses all of the Shannon, the positive Davio and the negative Davio expansions. The expression corresponding to this tree is

$$= \underbrace{\sum_{i=1}^{n} \overline{x_{1}} \cdot 1 \cdot \overline{x_{3}} \oplus f_{001} \overline{x_{1}} \cdot 1 \cdot x_{3} \oplus f_{020} \overline{x_{1}} x_{2} \cdot 1 \oplus f_{022} x_{1} x_{2} x_{3} \oplus f_{121} x_{1} \cdot 1 \cdot 1 \oplus f_{112} x_{1} \cdot 1 \cdot \overline{x_{3}} \oplus f_{120} x_{1} \overline{x_{2}} x_{3} \oplus f_{121} x_{1} \overline{x_{2}} x_{3}}$$
(1.10)

= 12.5 tree, there are $2^n - 1$ nodes for *n*-variable functions. So, for a given order of the input variables, there are 3^{2^n-1} different expansions for n-variable functions. There are *n*! ordering of the input variables. Therefore, there are *n*! 3^{2^n-1} different expansions for an *n*-variable function. Therefore, there are *n*! 3^{2^n-1} different expansions for an *n*-variable function.




Figure 1.7 A pseudo Kronecker tree for 3-variable function.

AND-EXOR Representation of Canonical Sum of Products (CSOP) Expressions

• Station tree generates an expression of the form shown in (1.5). If we replace coefficient $f = \frac{1}{10} (1.5)$, we have the following expression:

$$= \sum_{x_{1}} \overline{x_{1}} \overline{x_{2}} \overline{x_{3}} \oplus a_{001} x_{1} \overline{x_{2}} \overline{x_{3}} \oplus a_{010} \overline{x_{1}} \overline{x_{2}} \overline{x_{3}} \oplus a_{011} \overline{x_{1}} \overline{x_{2}} \overline{x_{3}} \oplus a_{01} \overline{x_{1}} \overline{x_{2}} \overline{x_{3}} \oplus a_{01} \overline{$$

The expression of (1.11) is a canonical expression having all minterms. This is nothing but a sum at minterm expression or CSOP expression with OR replaced by EXOR, and is known as minter EXOR-sum of products (ESOP) expression.

Example, $f(x_1, x_2, x_3) = \overline{x_1} \overline{x_2} x_3 \oplus \overline{x_1} x_2 x_3 \oplus x_1 x_2 \overline{x_3} \oplus x_1 x_2 x_3$ is an ESOP Example, $f(x_1, x_2, x_3) = \sum_m (1, 3, 6, 7)$.

EXOR-based Representation of Disjoint Sum of Products (DSOP) Expressions

Ligoint sum of products (DSOP) expression is defined as follows.

Example 1.1 The disjoint sum of products (DSOP) expression for an *n*-variable function $\exists x = x_1, \dots, x_n$ can be represented as

$$= (1.12)$$

The product terms are mutually disjoint.

The following lemma holds for the CSOP expressions.

Lemma 1.2 The canonical sum of products (CSOP) expression is a disjoint sum of products (CSOP) expression.

Proof. The lemma holds, since all the minterms of a function are mutually disjoint. (Q.E.D)

Lemma 1.3 The disjoint sum of products (DSOP) expression for an *n*-variable function (x_1, \dots, x_n) can be represented as

$$(1.13)$$

where $\sum \oplus$ represents EXOR-sum, every instance of x_i^* in the expression can be 1, x_i or $\overline{x_i}$, and all the product terms are mutually disjoint.

Find f. As all the product terms of (1.12) are mutually disjoint, the + operator can be replaced $\pi \equiv \pm$. Thus, we have the lemma. (Q.E.D)

In Types of AND-EXOR Logic Expressions

There are different ways of classification of AND-EXOR logic expressions in the literature. Autocing to the classification of [Sasao 1991, 1993a, 1995], there are seven types of ACT-EXOR logic expressions. They are,

- Positive Polarity Reed-Muller (PPRM) expressions
- Fixed Polarity Reed-Muller (FPRM) expressions
- ..: Pseudo Reed-Muller (PSDRM) expressions
- Generalized Reed-Muller (GRM) expressions
- Kronecker (KRO) expressions
- v: Pseudo Kronecker (PSDKRO) expressions
- TH. Exclusive-OR Sum of Products (ESOP) expressions.

These seven classes of AND-EXOR logic expressions are discussed elaborately in the following expressions.

La I Positive Polarity Reed-Muller (PPRM) Expressions

20

* positive Davio tree generates an expression of the form as shown in (1.6). If we replace method with b and subscript 2 with 1 in (1.6), we have the following expression:

$$= b_{00} \oplus b_{001} x_3 \oplus b_{010} x_2 \oplus b_{011} x_2 x_3 \oplus b_{100} x_1$$

$$= b_{101} x_1 x_3 \oplus b_{110} x_1 x_2 \oplus b_{111} x_1 x_2 x_3$$
(1.14)

Expression uses only positive literals, and is called a positive polarity Reed-Muller (PPRM) = ression. According to some authors the polarities of all the variables are 1 and according to = others the polarities are 0. This expression is a canonical expression and no minimization = clem exists.

For example, $F(x_1, x_2, x_3) = x_1 x_2 \oplus x_2 x_3 \oplus x_1 x_3$ is a PPRM expression for the function $(x_1, x_2, x_3) = \sum_m (3, 5, 6, 7).$

Ln.2 Fixed Polarity Reed-Muller (FPRM) Expressions

* Reed-Muller tree generates an expression of the form as shown in (1.7). In (1.7) we have the $\frac{1}{2}$ is using observations:

- For a subscript $i \in \{0, 1\}$ of a coefficient *f*, the corresponding literal of the associated product term appears as $x_i^* = 1$.
- .: For a subscript i -2 of a coefficient *f*, the corresponding literal of the associated product term appears as $x_i^* \in \{x_i, \overline{x_i}\}$ depending on the expansion used.

 \mathbf{z} is work, the polarity of an uncomplemented variable is represented by 0 and that of a supplemented variable by 1. The reverse polarity convention is also used in the literature, but \mathbf{z} is about this work we will follow this convention.

 $\mathbb{T} = \text{replace coefficient } f \text{ with } b, \text{ subscript 1 with 0, subscript 2 with 1, and literals } x_i \text{ and } \overline{x_i}$ $\mathbb{T} = x_i^* \text{ in (1.7), we have the following expression:}$ $\mathbb{T} = b_{001} x_3^* \oplus b_{010} x_2^* \oplus b_{011} x_2^* x_3 \oplus b_{100} x_1^*$ $\mathbb{T} = b_{011} x_1^* x_3^* \oplus b_{110} x_1^* x_2^* \oplus b_{111} x_1^* x_2^* x_3^*$ (1.15) $\mathbb{T} = x_i^* = \begin{cases} x_i & \text{if polarity of } x_i \text{ is 0} \\ |x_i^* - if \text{ polarity of } x_i \text{ is 1} \end{cases}$

recoression uses fixed polarity for a given variable and is called a fixed polarity Reed-Muller **EXA** expression. This expression is canonical for a given polarity vector of the variables. In the FPRM expression for a logic function is represented as follows:

Example, the FPRM expression for a 3-variable function $f(x_1, x_2, x_3)$ with polarity vector p can be represented as,

$$= b_{000} \oplus b_{001} x_3 \oplus b_{010} \overline{x_2} \oplus b_{011} \overline{x_2} x_3 \oplus b_{100} x_1 \oplus b_{101} x_1 x_3 \oplus b_{110} x_1 \overline{x_2} \oplus b_{111} x_1 \overline{x_2} x_3$$

Example, $F(x_1, x_2, x_3) = \overline{x_1 x_2} \oplus \overline{x_2 x_3} \oplus \overline{x_1 x_3}$ is an FPRM expression for the function $x_3 = \sum_m (1, 4, 5, 7)$ with the polarity vector p = (101).

Seudo Reed-Muller (PSDRM) Expressions

Exercice Reed-Muller tree generates an expression of the form as shown in (1.9). This type of conversion is called a pseudo Reed-Muller (PSDRM) expression. For a given order of the input **Examples**, $2^{2^{n-1}}$ different pseudo Reed-Muller trees exist. Different orderings of the input **new:** produce different expressions. There are *n*! different orderings of n input variables. **Example**, $n/2^{2^n-1}$ different PSDRM expressions exist for an *n*-variable function. Different merssions will produce different number of products. An expression with minimum number of **metatts** is the minimum PSDRM expression for a given function. Therefore, the minimization set en of PSDRM expressions is to find an expression having minimum number of products. For example, $F(x_1, x_2, x_3) = x_1 x_2 \oplus \overline{x_2} x_3 \oplus x_1 \overline{x_3}$ is a PSDRM expression for the function (1, 4, 6, 7).

Generalized Reed-Muller (GRM) Expressions

Extendized Reed-Muller (GRM) expression is derived from a PPRM expression. The PPRM **constant** for a 3-variable function is represented as

$$= x_{2}, x_{3} = b_{000} \oplus b_{001} x_{3} \oplus b_{010} x_{2} \oplus b_{011} x_{2} x_{3} \oplus b_{100} x_{1} \oplus b_{101} x_{1} x_{3} \oplus b_{110} x_{1} x_{2} \oplus b_{111} x_{1} x_{2} x_{3}$$

$$(1.16)$$

T \ast : Heely choose the polarities of the literals in (1.16), we have the following expression.

$$= \frac{1}{2} \sum_{x_2, x_3} b_{000} \oplus b_{001} x_3^* \oplus b_{010} x_2^* \oplus b_{011} x_2^* x_3 \oplus b_{100} x_1^* \oplus b_{010} x_1^* x_3^* \oplus b_{110} x_1^* x_2^* \oplus b_{110} x_1^* x_2^* x_3^*$$
(1.17)

where every existence of x_i^* denotes either x_i or $\overline{x_i}$.

of expression is called generalized Reed Muller (GRM) expression. In a GRM both the positive and the negative literals may appear at the same time for a given in a GRM expression, no two products have the same set of variables. For an n-variable in a GRM expression, no two products have the same set of variables. For an n-variable in the total number of literals is $n \cdot 2^{n-1}$. Thus $2^{n2^{n-1}}$ different GRM expressions exist for mable function. Different expressions will produce different number of products. An with minimum number of products is the minimum GRM expression for a given Therefore, the minimization problem of GRM expressions is to find an expression in the minimum number of products. For example, $G(x_1, x_2, x_3) = \overline{x_1 x_2} \oplus x_2 \overline{x_3} \oplus x_1 x_3$ is a more the minimum number of $f(x_1, x_2, x_3) = \sum_m (0, 1, 2, 5, 6, 7)$.

Kronecker (K O) Expressions

We consider the generates an expression of the form as shown in (1.8). This type of expression and a Kronecker (KRO) expression. There are 3^n different KRO expressions for an and the function. Different expressions will produce different number of products. An an expression with minimum number of products is the minimum KRO expression for a given and the function. Therefore, the minimization problem of KRO expressions is to find an expression and minimum number of products. For example, $F(x_1, x_2, x_3) = x_1 x_2 x_3 \oplus \overline{x_1 x_2 x_3}$ is a KRO and the function $f(x_1, x_2, x_3) = \sum_m (0, 7)$.

Pseudo Kronecker (PSDK O) Expressions

Kronecker tree generates an expression of the form as shown in (1.10). This type of ession is called a pseudo Kronecker (PSDKRO) expression. For a given order of the input ess, 3^{2^n-1} different pseudo Kronecker trees exist. Different orderings of the input variables different expressions. There are *n*! different orderings of *n* input variables. Therefore, different PSDKRO expressions exist for an *n*-variable function. Different expressions enduce different number of products. An expression with minimum number of products is cumum PSDKRO expression for a given function. Therefore, the minimization problem of RO expressions is to find an expression having minimum number of products. For *x*=*t*, $F(x_1, x_2, x_3) = \overline{x_1} \oplus x_1 \overline{x_2} \oplus x_1 \overline{x_2}$ is a PSDKRO expression for the function $f(x_1, x_2, x_3) = (x_1, x_3, x_3) = (x_1, x_3, x_3$

Exclusive-OR sum of products (ESOP) Expressions

Ξ

sive-OR sum of products (ESOP) expression is the most general class of AND-EXOR accessions and can be represented as follows:

Exclusive-OR sum of products (ESOP) expression for an arbitrary n-variable function x_1, \dots, x_n) can be represented as

$$(1.18)$$

 $\sum \oplus \sum \oplus$ represents EXOR-sum and each existence of x_i^* can be chosen as 1, x_i or x_i

The given Boolean function. For example, $F(x_1,x_2) = x_1 \oplus x_2 \oplus x_1 x_2 \oplus x_1 x_2$ is a ESOP expression for the function $f(x_1,x_2) = \sum_m (0,1,2,3)$.

Le Double Fixed Polarity Reed-Muller Expressions

Isss of AND-EXOR expression has been proposed in [Hirayama 2001]. It is stated that Fixed Polarity Reed-Muller (DFPRM) expressions are generalized FPRM expressions require less product terms than FPRM expressions. The definition is elaborated below.

Example ition 1.2 The polarity vector of a given FPRM F is denoted by v(F). $\overline{v}(F)$ is defined as the second complement of v(F).

each polarity vector v_i denotes the polarity of the variable x_i ; $v_i = 0$ means the positive expansion is used for the variable x_i and $v_i = 1$ means the negative Davio expansion is used.

Example 1.3 Let F_a and F_b be FPRMs such that $v(F_a) = \overline{v}(F_b)$, where we assume that the *n*- $\overline{v} \ge v(F_a)$ is 0 without loss of generality. The EXOR combination of the two FPRMs, $\overline{z} = \overline{z}$, is called a *Double Fixed-Polarity Reed-Muller expression* (DFPRM) with the polarity $\overline{v} = v(F_a)$.

example, we have two FPRM expressions $F_a(x_1, x_2, x_3, x_4) = x_1 \oplus \overline{x_2} \overline{x_3} x_4$ and $F_a(x_1, x_2, x_3, x_4) = \overline{x_1} x_2 x_3 \overline{x_4} \oplus \overline{x_1} \overline{x_4}$. Here, $v(F_a) = [0, 1, 1, 0]$ and $v(F_b) = [1, 0, 0, 1]$. $F = \overline{F_1} \oplus \overline{F_b} = x_1 \oplus \overline{x_2} \overline{x_3} x_4 \oplus \overline{x_1} \overline{x_4}$ is a DFPRM. The polarity of F is [0, 1, 1, 0].

Relations among Various Classes of AND-EXOR Logic Expressions

Example and Series an

1.4 Suppose that PPRM, FPRM, PSDRM, GRM, KRO, PSDKRO, and ESOP denote **Content** and **Content** and

- i. $PPRM \subset FPRM$
- ii. $FPRM \subset PSDRM$
- iii. FPRM \subset KRO
- iv. KRO⊂ PSDKRO
- v. PSDRME \subset PSDKRO
- vi. PSDRM \subset GRM

Relations (i) to (v) are trivial and follow from the definitions. From definition, a PSDRM Sector 2 GRM and relation (vi) holds. Thus we have the theorem. (Q.E.D)

The relations among the various classes of AND-EXOR logic expressions stated in theorem (1.4) EXAMPLE 1.8 [Sasao 1991].




Figure 1.8 Relation among various types of AND-EXOR expressions

Telations among various classes of AND-EXOR logic expressions are discussed using the stage stange examples [Sasao 1991]:

 $x_1x_2 \oplus x_2x_3 \oplus x_1x_3$ is a PPRM expression, since all the literals are positive.

 $\therefore x_1 x_2 \oplus x_2 x_3 \oplus x_1 x_3$ is a FPRM expression, but not a PPRM expression, since x_1 and x_3 have positive literals, but x_2 has negative literals.

- $x_1x_2 \oplus \overline{x_2}x_3 \oplus \overline{x_1x_3}$ is a PSDRM expression, but not a FPRM expression, since x_2 and x_3 have literals of both polarities.
- $x_1x_2x_3 \oplus \overline{x_1x_2x_3}$ is a KRO expression since x_1 , x_2 and x_3 have literals of both polarities.
- $f = \overline{x_1} \oplus x_1 x_2 \oplus x_1 \overline{x_2}$ is a PSDKRO expression, but not a KRO expression.
- $x = \overline{x_1} \oplus x_1 x_2 \oplus x_1 x_2$ is a PSDKRO expression, but not a PSDRM expression, since it contains two products of the highest degree.
- * $x_1 \oplus x_2 \oplus \overline{x_1 x_2}$ is a GRM expression, but not a PSDRM expression.
- : $x_1 \oplus x_2 \oplus x_1 x_2$ is a GRM expression, but not a PSDKRO expression.
- $x_1x_2x_3 \oplus x_1x_2x_3$ is a KRO expression, but not a GRM expression, since it contains two products of the highest degree.
- $x_1 \oplus x_2 \oplus x_1 x_2 \oplus \overline{x_1 x_2}$ is an ESOP expression, but neither GRM nor PSDKRO expressions.

Advantages of AND-EXOR Logic

EXOR logic exhibits specific advantages in the following areas [Sasao 1993a].

Testability

SO-EXOR logic shows the following advantages in the field of testability:

- a. PLA implementation of PPRM, FPRM and GRM expressions are very easy to test [Reddy 1972, Saluja 1975, Fujiwara 1985, Sasao 1994, 1997].
- In AND-EXOR two-level networks, tests that detect all detectable struck-at faults can be generated in polynomial time of the number of the products. On the other hand, in AND-OR two-level networks, the test generation problem is not polynomial time solvable [Toida 1992].
- : AND-EXOR circuits are more amenable to efficient testing strategies than their Boolean counterpart [Mukhopadhyay 1970, Besslich 1985, Helliwell 1988, Harking 1990].

Products Requirements

Examples with the existing minimization methods show the following advantages of ΔC -EXOR logic in the field of products requirements:

- E For symmetric functions, ESOP expressions never require more products than SOP expressions [Rollwage 1993].
- For arithmetic functions, the number of products tends to decrease in the following order: PPRM, FPRM, SOP, KRO, PSDRM, PSDKRO, GRM and ESOP [Sasao

1991, 1993b, Debnath 1995]. Therefore, for arithmetic functions, KRO, PSD PSDKRO, GRM, and ESOP expressions require fewer products than expressions.

- c. For pseudo-randomly generated function with 2ⁿ⁻¹ true minterms, the number products tends to decrease in the following order: PPRM, FPRM, KRO, PSD PSDKRO, SOP, GRM, and ESOP [Sasao 1991, 1993a, Debnath 1995]. There for pseudo-randomly generated functions with 2ⁿ⁻¹ true minterms, GRM and E expressions require fewer products than SOP expressions.
- d. For 4-variable functions, the average number of products decreases in the feller order: FPRM, KRO, PSDRM, SOP, PSDKRO, and ESOP [Sasao 1991. 1 or Therefore, for 4-variable functions, PSDKRO and ESOP require on average products than SOPs.
- e. For 5-variable functions, the average number of products decreases in the follow order: KRO, PSDRM, PSDKRO, and ESOP [Sasao 1991, 1993a].
- f. For 6-variavble functions, an ESOP requires at most 16 products whereas a requires 32 products for realizing an arbitrary function [Sasao 1991, 1993a].

From the above discussion, it can be summarized that in general PSDKRO, GRM, and E requires fewer products than SOP.

Synthesis and Minimization Techniques

AND-EXOR logic supports design methods, which involve algebraic techniques similatese encountered with the algebra of real numbers [Mukhopadhyay 1970, Harking 1 Davio 1978].

VLSI Design

AND-EXOR logic circuits exhibit a modular structure which may make them suitable \$151 design [Fleisher 1983, Helliwell 1988, Green 1991].

Multiple-valued Logic Synthesis

The techniques for synthesis and minimization of AND-EXOR logic extend readily matter multiple-valued logic circuits [Green 1976, 1987, Sasao 1993b].

Application as Tool

The AND-EXOR logic expressions have the following applications as tool:

- **E** Fault of any logic circuit can be detected by verification of its Reed-Muller coefficients [Damarla 1989].
- Boolean matching can be detected using FPRM representation as a tool [Tsai 1994a].
- Symmetry of Boolean functions can be detected using FPRM expressions as a tool [Tsai 1996].
- Boolean functions can be classified using FPRM expressions as a tool [Tsai 1997].

Compter 2 Mainimization of Fixed Polarity Reed-Muller Expressions

Introduction

Finally, we consider the second seco

Literature Review on Minimization of Fixed polarity Reed-Muller (FPRM)

Transfor FPRMs exist. We discuss some of the representative methods.

EXAMPLE 1 Fast exact and quasi-minimal minimization of highly testable fixed polarity **EXOR canonical networks** [Sarabi 1992]

Thapter 1 we know about the different classes of AND-EXOR expressions and their metages. Here, we will discuss about a fast exact and quasi-minimal algorithm which metages FPRM canonical networks.

meet to differentiate between the Boolean product terms and the terms in Reed-Muller forms,
 "monoterm" is used for the latter.

Efficient 2.1 A monoterm is a product term in Reed- Muller canonical (RMC) forms.

The acronym RMC is the same expression as the PPRM expressions discussed in chapter 1. The FPRM is replaced by CGRM (Consistent Generalized Reed-Muller) expressions. Fisher 1974], the problem of CGRM minimization of a switching function can be into two steps. The first step is to identify the minimal polarity and the second is to the CGRM expansion of the function with this polarity.

The disjoint cubes which represent the function [Fisher 1974, Schafer 1991, Varma 1991]. The disjoint cubes which represent the function [Fisher 1974, Schafer 1991, Varma 1991]. The the function is represented by disjoint cubes rather than minterms to reduce the manual requirements. Monoterms representing each cube are expanded and those occurring in number of cubes are retained as the ones representing the function. The fast method manual here uses the new operations of cube commonality, difference, and symmetric together with a fast Gray-code approach to realize a CGRM expansion. Before the method, the monoterms representing each cube, originally reported by [Fisher firs the case of CGRM, are given by Theorem 2.1.

Example 1.1 The monoterms originating from a cube for the RMC expansion are all the cubes **Example their 1s** in the same literal positions as the 1s of the original cube and either "0" or "-" **Example 1.1** Here a positions of the original cube. These monoterms is referred to as monoterms **Example 1.1** The same literal positions of the original cube.

Table 2.1 Various operators for a single bit

(a) Equivalence				(b) Cube commonality				(c) C	(c) Cube difference					
	≡	0	1			Г	0	1	_		_	0	1	_
	0	1	0			0	0	1	_		0	£		1
	1	0	1	_		1	1	1	Φ		1	e	e	Φ
	—	-		—		—		Φ	—		—	e	Φ	e

First, the function is represented as a set of disjoint cubes. The cubes are then operated by First, the function is represented as a set of disjoint cubes. The cubes are then operated by First, the function with the polarity of the CGRM. The symmetric difference of all these found and monoterms representing each of the resulting cubes are generated in a Grayinder. Finally, the Equivalence operation with the polarity cube is performed on each of monoterms to give the CGRM expansion. The number of the resulting monoterms can be from the *inclusion-exclusion* principle. This number is given by the following theorem:

Derrem 2.2 Let $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. Let S_k denote the sum of the number **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. Let S_k denote the sum of the number **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. Let S_k denote the sum of the number **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. Let S_k denote the sum of the number **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. Let S_k denote the sum of the number **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ be a set of *n* disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ disjoint cubes. The number of monoterms representing the set **management** $C_1, C_2, ..., C_n$ disjoint cubes. The number of monoterms represent $C_1, C_2, ..., C_n$ dis the number o

 $S_1 - 2S_2 + 4S_3 - 8S_4 + \dots + (-2)^{k-1}S_k + \dots + (-2)^{n-1}S_n$

the above equation, S_1 denotes the number of all monoterms that are only in one cube, S_2 in the number of all monoterms that are common in any two cubes, etc.

identification of the minimal polarity is an NP-hard problem, certain features of the second to reduce the required search space. Some of these features, if

the amount of search needed to find the minimal polarity without any search. Others can just the amount of search needed to find the exact solution. In the case that none of the the exist, the whole exhaustive search needs to be performed.

The number of expansion monoterms for a set of disjoint cubes is the difference between the sum of the number of monoterms representing each cube and the number of monoterms that subtracted because they occur in an even number of cubes. Both of these numbers change inferent polarities. The minimal polarity is the one which results in the optimum balance are these two numbers resulting in the least number of expansion monoterms.

These are certain features of the function that can be used to reduce the search space for sping the minimal polarity. For the case of functions that are comprised of only one cube, the minimal polarity can be found directly without any search.

Theorem 2.3 The minimal polarities for a single cube are the polarities which match all the metals in the cube. The number of such polarities is equal to $2^{N_{DC}}$ where N_{DC} is the number of **SE**-interals in the cube.

*Tern a function is comprised of more than one cube, there are other features that if they exist, to the search space reduction. Theorem 4 provides one criteria for identifying a minimal multiplication of an array of disjoint cubes, using Theorem 2.2.

Theorem 2.4 Let S_i^{i} denote the sum of S_i s of the cubes which have a value of 1 in a given minimum. Let S_i^{0} denote the sum of S_i s of the cubes which have a value of 0 in that column. Let E^{-iCC_i} denote the sum of S_i s of the cubes that have both 1s and DCs in the column, assuming me 1 has been changed to a 0. Let S^{0-DC_i} denote the sum of S_i s of the cubes that have both 0s mc DCs in the column. The corresponding minimal polarity literal for a column in the array of ms on the column in the array of ms of the cubes should be changed when set the column in the column in the array of ms of the cubes should be changed when set the cubes set the cubes should be changed when set the cubes set the cubes set the cubes set the

$$\sum_{k=1}^{k} (-2)^{k-1} S_k^1 + \sum_{k=2}^{n} (-2)^{k-1} S_k^{1-DC_*} < \frac{1}{2} \sum_{k=1}^{n} (-2)^{k-1} S_k^0 + \sum_{k=2}^{n} (-2)^{k-1} S_k^{0-DC}$$

From Theorem 2.4, it is possible to infer the following theorem:

Theorem 2.5 For a column comprised of all 0s or all 1s, the corresponding minimal polarity steral is the same as the value in the column. (If the opposite is chosen, the number of monoterms representing the cubes would be doubled.) For a column comprised of all DC values, either 0 or 1 will be the minimal literal value.

In the Exact method of minimization, first it is checked if the function is only comprised of one rube or two. Direct solution for these cases is found using Theorems 2.3, 2.4 and 2.5. If there are more cubes involved, first Theorem 2.5 is used to identify any columns in the array of disjoint rubes for which minimal polarity literal can be found readily. All the other columns are set to the

polarity and a search for minimal polarity is performed in Gray-code order, changing one minima a time.

Then a fast heuristic approach to the minimization problem is introduced. The corresponding becaustics combine the characteristics of the overall number of monoterms and the ones subtracting, in order to identify the minimal CGRM polarity for a given array of disjoint cubes. Based on these heuristics, a priority of search for different polarities is devised and a minimization algorithm is introduced. This fast program can be used to bring more EXOR milization into the realm of logic synthesis.

2.2.2 Minimization of fixed-polarity AND/XOR canonical networks [Tsai 1994b]

In the paper [Tsai 1994b] the term GRM is same as the FPRM expressions discussed in chapter

Let $f(x_1, x_2, ..., x_n)$ be a completely specified Boolean function. Each of x_i , where, $x_i \in \{0,1\}$ is a vertex in the domain of the function. The set of vertices that the function evaluates to I is called the off-set of f. The set of vertices that the function evaluates to θ is called the off-set of f. A conjuctor of a function f, denoted f_{x_i} , is the function derived from f when x_i is set to I. Similarly, f_{x_i} is a cofactor of f when x_i is set to θ in f. |f| denotes the number of the on-set f is used to represent the literal of variable x_i ; t_i can be either x_i or $\overline{x_i}$. A vertex is a product of literals. A vertex is covered by a cube if the vertex is contained in the cube.

A Boolean difference of f with respect to a variable x_i , denoted $f_{x_i}^B$ is defined as $f_{x_i,...,x_i,...,x_n} \oplus f(x_1,...,x_i,...,x_n)$. It can be computed from the formula $f_{x_i}^B = f_{x_i} \oplus f_{\overline{x_i}}$. The shannon expansion and the identity $x_i = I \oplus x_i$, we can derive, $f = x_i f_{x_i}^B \oplus f_{\overline{x_i}}$ (2.1)

e heuristic algorithm that simultaneously generates both a

Example 1 polarity vector and the GRM form. To find the optimal polarity of a variable x_i , it is is included which of the expression between (2.1) or (2.2) is to be chosen. The one which have fewer cubes in the final GRM form must be chosen. This process will continue recursively reach variable and an FDD can be formed.

Example: The table of the second on an average for computation.

A Genetic Algorithm for minimization of Fixed Polarity Reed-Muller

Algorithms (GAs) are often used in optimization and machine learning [Davis 1991, [Davis 1989]. One approach to minimize Fixed Polarity Reed-Muller expressions using GA [Davis 1989].

scomprised of several steps. These include representation of the problem in GA domainsection of the population, finding an object function or fitness function, setting selection working with various GA operators. For representing FPRM expressions polarity vector cosen for each variable. Thus, each element of the population corresponds to an *n*metric scenal binary vector. A population is a set of vectors. Using this binary encoding each compresents a valid solution.

= : bjective function that measures the fitness of each element used here is the number of the FPRM corresponding to the chosen polarity. This function has to be minimized to final two-level representation of the function.

This guarantees that the best element is never gets lost and thus faster convergency is

The resulting the second secon

De CA operators used here are *reproduction*, *crossover*, *2-time crossover*, *mutation*, *2-time*

Emposed GA works in the following steps:

Initially a random population of binary finite strings is generated and i elements are optimized by the greedy heuristic as discussed above.

The better half of the population is copied in each iteration without modification. Then the genetic operators, *reproduction* and *crossover* are applied to another $\frac{pop}{2}$ elements. The elements are chosen according to their fitness as described above. The newly created elements are then mutated by one of the three mutation operators with a given probability.

The algorithm stops if no improvement is obtained for $50 \cdot \log(best _fitness)$ iterations, where *best_fitness* denotes the fitness of the best element in the population. Finally if i > 0 the greedy algorithm is applied to the best element.

me genetic operators are iteratively applied corresponding to their probabilities.

- Reproduction is performed with a probability of 20%.
- *Crossover* and *2-time crossover* are performed with a probability of 80%.
- *Mutation, 2-time mutation* and *mutation with neighbor* are carried out on the newly generated elements with a probability of 15%.

Experimental results show that for up to 15 variables the proposed HGA gives as many as moduct terms as the exact algorithms give but require much less CPU seconds. For functions minimize the second secon

The pure GA *i.e.* the GA without application of the greedy heuristic, performs not very good, $\frac{1}{2}$ the starting points are too bad. This avoids a fast convergency.

1.2.4 Fast OFDD based minimization of Fixed Polarity Reed-Muller Expressions **Prechsler** 1996]

this paper a Fast OFDD (Ordered Functional Decision Diagrams) based minimization for the proposed.

Definition 2.2 A DD over $X_n := \{x_1, x_2, ..., x_n\}$ is a rooted directed acyclic graph G = (V, E) with where x set V containing two types of vertices, non-terminal and terminal vertices. A non-terminal where x v is labeled with a variable from X_n , called the decision variable for v, and has exactly successors denoted by $low(v), high(v) \in V$. A terminal vertex v is labeled with a 0 or 1 and the successors.

Definition 2.3 A DD is free if each variable is encountered at most once on each path in the DD the root to a terminal vertex. A DD is ordered if it is free and the variables are encountered the same order on each path in the DD from the root to a terminal vertex.

The possible to define certain reductions on the decision diagrams in order to reduce their size. **The reduction** types are used in this paper [Drechsler 1996]: Type I: Delete a node v' whose successors are identical to the successors of another node v and redirect the edges pointing to v' to point to v.

Type D: Delete all nodes v whose successor high(v) points to the terminal 0 and connect the incoming edges of the deleted node to the corresponding successor.

Definition 2.4 A DD is reduced if no reductions can be applied to the DD. Two DDs, G1 and G2, are called *equivalent* iff G2 results from G1 by repeated applications of reductions and more reductions. A DD, G2, is called the *reduction* of a DD, G1, if G1 and G2 are equivalent and G2 itself is reduced.

Definition 2.5 An OFDD over X_n is given by an ordered DD over X_n together with a uniquely intermined decomposition type (here, the positive Davio (1.3) and the negative Davio (1.4) expansions are termed as decomposition types), $d_i \in \{pD, nD\}$ assigned to each variable x_i

 $z \in \{1, ..., n\}$). The function $f_a : B^n \to B$ represented by an OFDD G over X_n is defined as:

- i. If G consists of a single node labeled with 0 (1), then G is an OFDD for f = 0 (f = 1).
- ii. If G has a root ν with label x_i , then G is an OFDD for

 $\begin{cases} f_{low(v)} \oplus x_i f_{high(v)} : d_i \text{ is } pD \\ f_{low(v)} \oplus \overline{x_i} f_{high(v)} : d_i \text{ is } nD \end{cases}$

where $f_{low(v)}(f_{high(v)})$ is the function represented by the OFDD rooted at low(v)(high(v)).

Definition 2.6 A node in an OFDD is called a positive Davio-node if it is expanded by Davio iccomposition (2.1) and it is called a negative Davio-node if it is expanded by Davio ecomposition (2.2).

Then the relation between OFDDs and FPRMs are outlined. This relation directly outlines methods for the construction of small or minimum FPRMs. In an OFDD a positive Davio or a megative Davio decomposition is carried out in each node. The reduction type D guarantees that a mode is deleted, if the function represented at this node is independent from the corresponding metable. The paths from the root of the OFDD to the terminal one (1) are closely observed. They are called 1-paths. Each 1-path defines a subset of the variables X_n that uniquely corresponds to a 1-term in the FPRM. Thus, the following theorem is derived.

Theorem 2.6 The number of 1-paths in an OFDD for the Boolean function $f : B^n \to B$ is and to the number of terms in the FPRM. The choice of decompositions in the OFDD actermines the polarity of the FPRM.

Solution is used, the variable in the FPRM is uncomplemented and it is complemented, if negative Davio decomposition is used. Obviously, the construction of the FRM from a given OFDD for a single output function has running time O(n|terms|), where *jerms* denotes the number of terms. The number of terms for the FPRM can easily be *intermined* from the OFDD for a single output function by a simple depth-first-search algorithm **text** counts the number of 1-paths. The algorithm has running time O(G). Thus, OFDDs with a *minimum* number of 1-paths to get FPRMs with a minimum number of terms is determined.

E an OFDD with fixed decompositions is given and the decomposition corresponding to one ratiable x_i is to be changed from positive Davio to negative Davio or vice versa this can be done efficiently in polynomial time as follows: An EXOR-operation is carried out at each node labeled with x_i .

To determine the minimum FPRM for a given function f an OFDD with only positive Daviomices is built up. Then it is transformed step by step to an OFDD with only negative Daviomices. OFDDs for each possible choice of decomposition types are constructed, *i.e.* 2^n OFDDs reconstructed. For each OFDD the number of 1-paths is determined and the best result is microd.

The 2void the construction of the same OFDD two times, gray code is used to enumerate all **exempositions**. Although the algorithm is conceptually very simple, the experimental results that it performs very fast. One main reason for this, are the efficient operations on the **GFDDs**.

For all functions for which the OFDD can be constructed the minimum FPRM can be obtained. The can be done for (some) functions with several hundred variables. Thus, this approach is immed by the running time, but not by the space requirement.

A semicustom IC for generating optimum generalized Reed-Muller expansions

[Almaini 1997] explains the theory and design of a semicustom integrated circuit (IC) the generation of the optimum polarity of a given Boolean function. Given the minterm set ents of a Boolean function, the chip computes coefficients of all the fixed polarities of the set end Reed-Muller (GRM) expansions, and identifies the polarity with the least number of

The X coefficients and GRM coefficients is based on the manual [Almaini 1996]. The X coefficients, where, $X \in \{0,1\}$, of the minterms are in a row and adjacent digits are EXORed to produce the below and so on. The resulting means elements of each row are the coefficients for f_0 . It was observed that the right-most of each row are the coefficients for f_{15} . The transformation may be reversed if the formation of f_0 and f_{15} are reversed.

the ASIC for a 4-variable function, with sixteen input lines, includes CONV, the manual converter, a four bit counter COUNT, ADD-which computes the weights of the sectors. Here, the weight refers to the number of logic ones, which is equal to the

sumber of terms. The weight is stored in REG while the coefficients of the polarity are stored in REGOUT. REG and REGOUT are 4 and 16 bit registers. These hold the weight of f_0 and its coefficients and update their content only if a better polarity is found. COMP compares the seights of the present polarity and last best polarity. Polarity vectors are computed on the positive edge of clock pulse. By the end of the sixteenth clock pulse REGOUT hold the coefficients of the best polarity.

2.2.6 Mapping of fixed polarity Reed-Muller coefficients from minterms and the **minimization** of fixed polarity Reed-Muller expressions [Khan 1997]

in the paper [Khan 1997], an efficient and simple algorithm for mapping FPRM coefficients in the on-set minterms of the function for a given polarity vector is presented. Another instic algorithm for finding an optimal polarity vector from the on-set minterms that produces in near minimum FPRM expression is also presented. Both these algorithms are developed for insteaded functions.

For the purpose of mapping FPRM coefficients and the heuristic determination of an optimal vector from the on-set minterms, the following definitions and lemmas are required.

Emition 2.7 Let x be a variable and
$$e \in \{0, 1, 2\}$$
. x^e is a literal of x such that

$$\begin{bmatrix}
x & if e = 0 \\
e & if e = 1
\end{bmatrix}$$

$$x^{e} \begin{cases} x & if e = 0 \\ x & if e = 1 \\ 1 & if e = 2 \end{cases}$$

The *constant sum of products (CSOP)* for an arbitrary *n*-variable function f(X) is represented

$$\mathbf{1} = \sum_{k \in \{0, 1\}^n} a_k X^k = \sum_{k \in \{0, 1\}^n} a_k X^k$$
(2.3)

 $\sum + and \sum \oplus$ represent OR-Sum and EXOR-Sum respectively, $X = (x_1, x_2, ..., x_n)$ is $\sum 2 = 2ble$ array, $k = (k_1 \ k_2 \dots k_n) \in \{0, 1\}^n$ is the polarity *n*-tuple for the minterm $= -i \in \{0, 1\}^n | a_k \in \{0, 1\}$ are the CSOP coefficients, and $X^k = (x_1^{k_1} \ x_2^{k_2} \dots x_n^{k_n})$ is the corresponding to the coefficient a_k and exists iff $a_k = 1$.

1.1 i. 1.8 Let $y = (y_1 y_2 \dots y_n) \in \{0, 1, 2\}^n$. The number of 1s in y is denoted by $\tau(y)$.

2.9 The value of Boolean difference of an arbitrary function of *n*-variables f(X)**Example 1** to X^h at X = (0,0,...,0) is defined as

$$\frac{d^{\tau(h)}f(X)}{dX^{h}}\Big|_{(0,0,\dots,0)} = \sum_{m \in M} \oplus f(Z)$$

$$h = (h_1 h_2 \dots h_n) \in \{1, 2\}^n, \ dX^h = dx_1^{h_1} dx_2^{h_2} \dots dx_n^{h_n}, \ d^0 = d^1 = 1,$$

where $M = \left\{ m = (m_1 m_2 \dots m_n) (\forall i) m_i = \begin{cases} 0, 1 \ if \ h_i = 1 \\ 2 \ if \ h_i = 2 \end{cases} \right\}, \ Z = (z_1 z_2 \dots z_n) \ and$
 $(\forall i) z_i = \begin{cases} 0 \ if \ m_i = 0 \\ 1 \ if \ m_i = 1 \\ 2 \ if \ m_i = 2 \end{cases}$

Definition 2.10 $K_{on} = \left\{ k = (k_1 k_2 \dots k_n) \in \{0,1\}^n | a_k = 1 \right\}$ is the set of polarity *n*-tuples for the ONmeterms of f(X). $K_{off} = \left\{ k = (k_1 k_2 \dots k_n) \in \{0,1\}^n | a_k = 0 \right\}$ is the set of polarity *n*-tuples for the ONmeterms of f(X).

Theorem 2.7 $b_{11...1} = 1$ if and only if $|K_{on}|$ is odd.

Theorem 2.8 $(\forall t \in \{0, 1\}^n)b_l = \sum_{k \in K_{on}} \oplus d \text{ where } d^* = (d_1^*d_2^*...d_n^*) = (t \lor k \lor p) \land (t \lor \overline{k} \lor \overline{p}),$

 $f = (p_1 p_2 \dots p_n) \in \{0, 1\}^n$ is the polarity vector for the variable array, and


$$d = \begin{cases} 1 & iff \quad (\forall i)d_i^* = 1 \\ 0 & iff \quad (\exists i)d_i^* = 0 \end{cases}$$

 $\dots \wedge$ and $\overline{}$ are bitwise operators.

Theorem 2.9 $b_{00...0} = 1$ iff $p \in K_{on}$.

Depending on Theorems 2.7-2.9, an algorithm is developed for mapping the FPRM coefficients \pm om the on-set minterms.

In this algorithm, $|K_{on}|$ numbers of on-set minterms are to be stored, where average and maximum values of $|K_{on}|$ are,



For 2ⁿ, respectively. Therefore, both the average and maximum space complexities of this **decrifthm** is $O(2^n)$, where the coefficient of the average complexity is 0.5 times that of the **average** and maximum computational time complexities of the **average** and maximum computational time complexities of the **average** and maximum complexity is 0.5 times that of the **average** complexity is 0.5 times that of the **average** are complexity.

Definition 2.11 Let $K_{on,i} = \left\{ k_i \mid k_i \text{ is the ith bit of } k \in \{0,1\}^n \text{ and } a_k = 1 \right\}$ be the set of *i*th bits of **meser** minterms. $ONE(i) = \sum_{k \in K_{on}} k_i$ is the number of 1s in $K_{on,i}$. $ZERO(i) = |K_{on}| - ONE(i)$ is the number of 0s in $K_{on,i}$.

tollowing observations were found during the experimentation of the algorithm.

Conservation 2.1 If all product terms of the function are canonical product terms, i.e. minterms, the optimal value of p_i is likely to be 1 if $|K_{on}|$ is even or both $|K_{on}|$ and ONE(i) are odd; and the optimal value of p_i is likely to be 0 if $|K_{on}|$ is odd and ONE(i) is even.

Example 2.1 Let $f(x_1, x_2, x_3) = \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + x_1 \overline{x_2 x_3}$. Here, the function **example 3.1** Let $f(x_1, x_2, x_3) = \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + x_1 \overline{x_2 x_3}$. Here, the function **example 3.1** Let $f(x_1, x_2, x_3) = \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + x_1 \overline{x_2 x_3}$. Here, the function **example 3.1** Let $f(x_1, x_2, x_3) = \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + \overline{x_1 x_2 x_3} + x_1 \overline{x_2 x_3}$.

Observation 2.2 If some product terms of the function are non-canonical product terms, then optimal value of p_i is likely to be 1 if $ONE(i) \ge ZERO(i)$; and the optimal value of p_i is likely to be 0 if ONE(i) < ZERO(i).

Example 2.2 Let $f(x_1, x_2, x_3) = \overline{x_1 x_2 x_3} + \overline{x_1 x_3} + x_1 x_3$. Here, ONE(1) = 1, ZERO(1) = 2, ONE(3) = 2, and ZERO(3) = 1. Therefore, the optimal value of p_1 is likely to be 0 and the extimal value of p_3 is likely to be 1.

Lemma 2.1 If a function $f(x_1, x_2, ..., x_n)$ contains only minterms and $ONE(i) = |K_{on}|$, then $\Rightarrow x_i f_2$ (expansion using $p_i = 1$) contains the same set of minterms as the original function. Similarly, if a function $f(x_1, x_2, ..., x_n)$ contains only minterms and ONE(i) = 0, then $f_{\bullet} \oplus \overline{x_i} f_2$ respansion using $p_i = 0$) contains the same set of minterms as the original function. **Example** on Observations 2.1 and 2.2 and Lemma 2.1, an algorithm is developed for **Example** finding an optimal polarity vector from on-set minterms that produces the near **Example** FPRM expressions. The maximum and the average computational time of this algorithm $(2^{\mu}n2^{n})$.

Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions [Drechsler 1997]

an exact algorithm, *Sympathy* has been implemented, to minimize FPRMs for symmetric **symmetric** and the required computation time is polynomial. In [Drechsler 1996] close relations **seen** OFDDs and FPRMs have been investigated.

The definition of OFDD and related terms are described in the previous section.

Theorem 2.10 Let G_1 , G_2 be OFDDs with the same Decomposition Type List (DTL) d and with the same ordering. Then the EXOR-synthesis of G_1 and G_2 can be performed by an algorithm of memplexity $O(|G_1| \cdot |G_2|)$ resulting in an OFDD bounded by the same size.

Symmetric functions are used here. Let $f : B^n \to B$ be a totally defined Boolean function and $\mathbb{X}_* := \{x_1, x_2, ..., x_n\}$ be the corresponding set of variables. The function f is said to be symmetric \mathbb{Y}_* respect to a set $S \subseteq X_n$ if f remains invariant under all permutations of the variables in S. For respect to a set $S \subseteq X_n$ if f remains the symmetry is an equivalence relation which partitions the \mathbb{Y}_* into disjoint classes $S_1, ..., S_k$ that will be named the symmetry sets. A function f is called \mathbb{Y}_* into disjoint classes $S_1, ..., S_k$ that will be named the symmetry sets. A function f is called \mathbb{Y}_* introduces if it has at least one symmetry set S_i with $S_i > 1$. If a function f has only one \mathbb{Y}_* immetric function. If $x_i, x_j \in S_l \subseteq X_n \ x_i \neq x_j$ and $1 \le l \le k$ f is called *pairwise symmetric* in \mathbb{Y}_* . A simple consequence of pairwise symmetry is the following lemma.

Lemma 2.2 A function is pairwise symmetric in (x_i, x_j) iff $f_{x_i x_j} = f_{\overline{x_i x_j}}$

in the following paragraphs the problem of finding minimal FPRMs for totally symmetric functions is considered. The results will also be applied to partially symmetric functions.

a is showed below that the number of different FPRMs that have to be considered during minimization of FPRMs for symmetric functions can be tremendously reduced.

Theorem 2.11 Let f be pair-wise symmetric in (x_i, x_j) . For Decomposition Type Lists (DTLs) $\vec{x} = (d_1 \dots d_i \dots d_j \dots d_n)$ and $d' = (d_1 \dots d_i \dots d_j \dots d_n)$ it holds $|f_d| = |f_{d'}|$. Lemma 2.2 a straightforward computation shows that it does not influence the number of whether f is first decomposed by pD for x_i and then by nD for x_j or first by nD for x_i . It then by pD for x_j . From the theorem it is obtained:

Evaluary 2.1 There exist at most n+1 FPRMs for a totally symmetric function that differ in size. The Corollary found that it is sufficient in the following to only consider FPRMs for the set m = n + 1 DTLs: $D = \begin{cases} d^i \mid d^i = (nd)^i (pd)^{n-i} \land 0 \le i \le n \end{cases}$.

EVALUATE: OFDDs are used for the construction of the FPRMs and a polynomial algorithm is aimed r = minimization, it is to be proved that an OFDD for a totally symmetric function has at polynomial size in the number of *n* variables.

the following, given is an upper bound for the size of the OFDDs for totally symmetric terms with DTLs as they will occur in the exact algorithm.

Theorem 2.12 Each OFDD with DTL $d^i \in D(i \in \{0,...,n\})$ that represents a totally symmetric function f has size $O(n^3)$.

Less the size of OFDDs with only positive Davio-nodes is $O(n^2)$. (The same argumentation for OFDDs with only negative Davio-nodes.) Then the case where the upper variables are posed by negative Davio-nodes are considered, while the lower variables are decomposed restrice Davio-nodes. The assertion of the theorem then follows from the fact that the lowest feedback by negative Davio-nodes has at most *n* nodes and that the functions f_{x_k} and $f_{x_k} = f_{x_k}$ of a totally symmetric function *f* are totally symmetric.

Descrem 2.13 The transformation of an OFDD with DTL $d^i \in D(i \in \{0, ..., n-1\})$ of a totally **example** function f of n variables to an OFDD with DTL $d^{i+1} \in D$ has time and space exity $O(n^6)$.

Descen 2.14 The exact algorithm for the FPRM minimization of a totally symmetric function f $f = \pm ables$ has running time $O(n^7)$ and space requirement $O(n^6)$.

The running time of the algorithm is dominated by the transformation (from Theorem Thus, the overall performance of the algorithm is directly obtained, since the maximum has to be carried out *n* times. The space requirement is $O(n^6)$, since this is the maximum the transformation. (The resulting OFDDs have at most size $O(n^3)$.)

behavior of the EXOR-operation) all experiments have shown that the algorithm is very fast shows linear behavior with respect to the running time.

Exact minimization of Fixed Polarity Reed-Muller expressions for **5** mpletely Specified Functions [Debnath 2000]

paper [Debnath 2000], the operators '+' and '-' indicate arithmetic and mod-2 addition, ectively.

Example 1 function f is a mapping $f : \{0,1\}^n \to \{0,1\}$ and an *n*-table integer valued function g is a mapping $g : \{0,1\}^n \to \{0,1,...,p-1\}$ where p < 2.

Example 1.13 An *n*-variable integer-valued function $f(x_1, x_2, ..., x_n)$ can be written as $m_j x_1^{b_1} x_2^{b_2} ... x_n^{b_n}$ where $m_j \in \{0, 1, ..., p-1\}$ $(p \ge 2), b_1, b_2, ..., b_n \in \{0, 1\}$ such that $b_1 b_2 ... b_n$ is *n*-bit binary number representing j, $x_i^{b_i} = \overline{x_i}$ when $b_i = 0, x_i^{b_i} = x_i$ when = 1, and i = 1, 2, ..., n. Then $[m_0, m_1, ..., m_{2^n-1}]$ is the truth vector of f.

Example 2.3 The truth vector of the three-variable switching function $\overline{x_1 x_2 x_3} \lor x_1$ is $x_1, 0, 1, 1, 1, 1$, and that of the three-variable integer-valued function $3x_1 + 4x_2x_3 + 2x_3$ is 2, 4, 5, 3, 5, 7].

In *n*-variable completely specified switching function there are 2^n distinct FPRMs, and the minimum problem is to find a polarity vector that produces an FPRM with minimum number bodies. On the other hand, for an *n*-variable incompletely specified switching function with especified minterms there are $2^{n+\alpha}$ distinct FPRMs, and the minimization problem is to find a carity vector and an assignment of the unspecified minterms to 0's and 1's that produce an M with minimum number of products. Once the polarity vector and the assignment of the unspecified minterms are determined, generation of an FPRM is relatively easy [Davio 1978, 1996].

the thod for the exact minimization of FPRMs for three-variable switching function has been based in this paper. The method is based on the computation of *extended truth vector* and the vector [Davio 1978, Sasao 1996]. In general, for an *n*-variable completely specified the bing function, extended truth vector is a binary vector $[t_0, t_1, ..., t_{3^n-1}]$ with 3^n elements, and the vector is an integer vector $[w_0, w_1, ..., w_{2^n-1}]$ with $[t_0, t_1, ..., t_{3^n-1}]$ elements. Each element the weight vector is associated with a *polarity vector*. For an *n*-variable switching function f, polarity vector for w_j is a binary vector $(b_1, b_2, ..., b_n)$ with that $b_1, b_2, ..., b_n$ the *n*-bit binary number representing j, $(j = 0, 1, ..., 2^n - 1)$, and w_j metresents the number of products in the FPRM for f with polarity vector $(b_1, b_2, ..., b_n)$.

For an *n*-variable switching function with α unspecified minterms $d_1, d_2, ..., d_{\alpha}$, extended truth vector is a vector of switching functions $t_i(d_1, d_2, ..., d_{\alpha})(i = 0, 1, ..., 3^n - 1)$, and weight vector is a vector of integer-valued functions $w_j(d_1, d_2, ..., d_{\alpha})(j = 0, 1, ..., 2^n - 1)$.

Definition 2.14 Let the *minimum value* of the α -variable integer-valued function $*d_1, d_2, ..., d_{\alpha}$, denoted by w^{\min} , be $\min_{0 \le i \le 2^n - 1} m_i$, where $[m_0, m_1, ..., m_{2^{\alpha} - 1}]$ represents the **multiple vector** for w.

Let $[w_0, w_1, ..., w_{2^n-1}]$ be the weight vector for an *n*-variable incompletely specified switching inction $f(x_1, x_2, ..., x_n)$, and w_j^{\min} be the minimum value for $w_j(d_1, d_2, ..., d_{\alpha})$ where $d_{-1}d_{2}, ..., d_{\alpha}$ represent unspecified minterms of f. Let $0 \le k \le 2^n - 1$ and $a_1, a_2, ..., a_{\alpha} \in \{0, 1\}$ where $w_k(a_1, a_2, ..., a_{\alpha}) = \min_{0 \le i \le 2^n - 1} w_j^{\min}$. Let $c_1, c_2, ..., c_n$ be the *n*-bit binary number metersenting k. Then, $(a_1, a_2, ..., a_{\alpha})$ represents an assignment of $(d_1, d_2, ..., d_{\alpha})$ and $(c_1, c_2, ..., c_n)$ metersents a polarity vector that produces a minimum FPRM for f.

T: manipulate integer-valued function a multi-terminal binary decision diagram (MTBDD) [Carke 1993] is used. An MTBDD, which is a natural extension of binary decision diagram (EDD) [Bryant 1986], is a directed acyclic graph with multiple terminal nodes each of which has a categor value.

Fraightforward method to build MTBDDs for weight vector requires excessive computation and memory resources, because they represent all possible FPRMs for the given mempletely specified function. However, the concentration is in an FPRM with the fewest inducts. Suppose there is an FPRM for the given function with $t_{threshold+1}$ products, then it is ficient to search for an FPRM with $t_{threshold}$ or fewer products. If such an FPRM does not then the FPRM with $t_{threshold+1}$ products is the minimum FPRM. Thus, to restrict the search without sacrificing the minimality of the solution, we use *threshold value*, $t_{threshold}$, during function of MTBDDs. The threshold value can be obtained by using any simplification for FPRMs.

Exact on the above discussions, an algorithm for exact minimization of FPRM for incompletely f is developed.

implementation of the developed algorithm it is revealed that the factors on which the mainly depends are the threshold value, the number of variables in the faction, and the number of unspecified minterms. The implementation results shown in this

with any number of unspecified minterms. However, for functions with nine or more mables it often requires excessive CPU time and memory resources when the number of memory resources when the number of memory is more than 30.

apter 3 production to Application Specific Integrated Circuits (ASICs)

Introduction

ASIC is an *application-specific integrated circuit*. Before knowing what an ASIC is let us bok at the evolution of the silicon chip or integrated circuit (IC). [Smith 1997]

will go through holes in a printed-circuit board). People often call the package a chip, but the solution of t




Figure 3.1: An integrated circuit (IC). (a) A pin-grid array (PGA) package. (b) The silicon die or chip is under the package lid.

Examples of ICs that are not ASICs include standard parts such as: memory chips sold as a memory item—read only memory (ROMs), dynamic random-access memory (DRAM), and are RAM (SRAM); microprocessors; transistor-transistor logic (TTL) or TTL-equivalent ICs at all-scale integration (SSI), medium-scale integration (MSI), and large-scale integration (LSI) evels.

Examples of ICs that *are* ASICs include: a chip for a toy bear that talks; a chip for a satellite; a top designed to handle the interface between memory and a microprocessor for a workstation **CPU**; and a chip containing a microprocessor as a cell together with other logic. Two ICs that eight or might not be considered ASICs are a controller chip for a PC and a chip for a modem. So the of these examples are specific to an application (shades of an ASIC) but are sold to many efferent system vendors (shades of a standard part). ASICs such as these are sometimes called *eplication-specific standard products (ASSPs)*.

Types of ASICs

Is are made on a thin (a few hundred microns (a micron is 10^{-6} m) thick), circular silicon *icir*, with each wafer holding hundreds of die (sometimes people use dies or dice for the plural *icie*). The transistors and wiring are made from many layers (usually between 10 and 15 **icinct** layers) built on top of one another. Each successive *mask layer* has a pattern that is fined using a *mask* similar to a glass photographic slide. The first half-dozen or so layers the transistors. The last half-dozen or so layers define the metal wires between the misistors (the *interconnect*).

time different types of ASICs discussed below are,

- Full Custom ASICs
- = Semicustom ASICs
- Programmable ASICs

3.2.1 Full Custom ASICs

I i full-custom ASIC an engineer designs some or all of the logic cells, circuits, or layout recifically for one ASIC. This means the designer abandons the approach of using pretested and recharacterized cells for all or part of that design. It makes sense to take this approach only if form are no suitable existing cell libraries available that can be used for the entire design. This might be because existing cell libraries are not fast enough, or the logic cells are not small or ight or consume too much power. A full-custom design may be needed if the ASIC rechnology is new or so specialized that there are no existing cell libraries or because the ASIC is specialized that some circuits must be custom designed.

3.2.2 Semicustom ASICs

Semicustom ASICs are,

- Standard Cell based ASICs
- ☆ Gate Array based ASICs

3.2.2.1 Standard-Cell–Based ASICs

▲ *cell-based ASIC (cell-based IC, or CBIC)* uses predesigned logic cells (AND gates, OR gates, include the cells and flip-flops, for example) known as *standard cells*. It is generally accepted that a accepted ASIC or CBIC means a standard-cell-based ASIC.

The standard-cell areas (also called flexible blocks) in a CBIC are built of rows of standard cells—like a wall built of bricks. The standard-cell areas may be used in combination with larger precisigned cells, perhaps microcontrollers or even microprocessors, known as *megacells*.

degacells are also called megafunctions, full-custom blocks, system-level macros (SLMs), fixed kocks, cores, or Functional Standard Blocks (FSBs).

The ASIC designer defines only the placement of the standard cells and the interconnect in a CBIC. However, the standard cells can be placed anywhere on the silicon; this means that all the mask layers of a CBIC are customized and are unique to a particular customer. The advantage of CBICs is that designers save time, money, and reduce risk by using a predesigned, pretested, and recharacterized *standard-cell library*. In addition each standard cell can be optimized advidually. During the design of the cell library each and every transistor in every standard cell can be chosen to maximize speed or minimize area, for example. The disadvantages are the time expense of designing or buying the standard-cell library and the time needed to fabricate all ayers of the ASIC for each new design. Figure 3.2 shows a CBIC.

The important features of this type of ASIC are as follows:

- All mask layers are customized—transistors and interconnect.
- ... Custom blocks can be embedded.
- ai. Manufacturing lead time is about eight weeks.




Figure 3.2: A cell-based ASIC (CBIC) die with a single standard-cell area (a flexible block) together with four fixed blocks. The flexible block contains rows of standard cells. This is the low-powered microscopic look of the die of Figure 3.1(b). The small squares around the edge of the die are bonding pads that are connected to the pins of the ASIC package.

Exch standard cell in the library is constructed using full-custom design methods, but these predesigned and precharacterized circuits can be used without having to do any full-custom design. This design style gives the same performance and flexibility advantages of a full-custom ASIC but reduces design time and reduces risk.

Standard cells are designed to fit together like bricks in a wall. Figure 3.3 shows an example of a sample standard cell. Power and ground buses (VDD and GND or VSS) run horizontally on metal lines inside the cells.

Standard-cell design allows the automation of the process of assembling an ASIC. Groups of standard cells fit horizontally together to form rows. The rows stack vertically to form flexible

Example a section of the section o




Figure 3.3: Looking down on the layout of a standard cell. This cell would be pproximately 25 microns wide on an ASIC with 1 (lambda) = 0.25 microns. Standard cells are stacked like bricks in a wall; the abutment box (AB) defines the "edges" of the brick. The difference between the bounding box (BB) and the AB is the area of overlap between the bricks. Power supplies (labeled VDD and GND) run horizontally inside a standard cell on a metal layer that lies above the transistor layers. Each different shaded ard labeled pattern represents a different layer. This standard cell has center connectors (the three squares, labeled A1, B1, and Z) that allow the cell to connect to others.

Some cell-based and gate-array ASICs use predefined cells, but there is a difference—the consistor sizes in a standard cell can be changed to optimize speed and performance, but the changed is a gate array are fixed. This results in a trade-off in performance and area in a gate array at the silicon level. The trade-off between area and performance is made at the library level is standard-cell ASIC.

3.2.2.2 Gate Array based ASICs

a : gate array (sometimes abbreviated to GA) or gate-array-based ASIC the transistors are **base** defined on the silicon wafer. The predefined pattern of transistors on a gate array is the base **base base base cell base cell base cell connect** between transistors, are defined by the designer using custom masks. To distinguish **base** type of gate array from other types of gate array, it is often called a *masked gate array* **base cell base cell**. The designer chooses from a gate-array library of predesigned and precharacterized **base cells**. The logic cells in a gate-array library are often called *macros*. The reason for this is **base cells base cells base cells base cells cells** in the base for each logic cell, and only the interconnect (inside cells)

and between cells) is customized, so that there is a similarity between gate-array macros and a settiware macro. There are the following different types of MGA or gate-array-based ASICs:

- : Channeled gate arrays.
- ::. Channelless gate arrays.
- iii. Structured gate arrays.

There are two common ways of arranging (or arraying) the transistors on a MGA: in a channeled gate array space is left between the rows of transistors for wiring; the routing on a channelless gate array uses rows of unused transistors. The channeled gate array was the first to be developed, but the channelless gate-array architecture is now more widely used. A structured (or embedded) gate array can be either channeled or channelless but it includes (or embeds) a custom block.

3.2.2.1 Channeled Gate Array

Figure 3.4 shows a *channeled gate array*. The important features of this type of MGA are:

- ... Only the interconnect is customized.
- The interconnect uses predefined spaces between rows of base cells.
- Manufacturing lead time is between two days and two weeks.




Figure 3.4: A channeled gate-array die. The spaces between rows of the base cells are set aside for interconnect.

A channeled gate array is similar to a CBIC—both use rows of cells separated by channels used \bar{x}_{τ} interconnect. One difference is that the space for interconnect between rows of cells are fixed \bar{x}_{τ} reight in a channeled gate array, whereas the space between rows of cells may be adjusted in a CBIC.

3.2.2.2.2 Channelless Gate Array

Tighte 3.5 shows a *channelless gate array* (also known as a *channel-free gate array, sea-of-gates* array, or SOG array). The important features of this type of MGA are as follows:

Only some (the top few) mask layers are customized- the interconnect.

Manufacturing lead time is between two days and two weeks.




Figure 3.5: A channelless gate-array or sea-of-gates (SOG) array die. The core area of the die is completely filled with an array of base cells (the base array).

The key difference between a channelless gate array and channeled gate array is that there are no medefined areas set aside for routing between cells on a channelless gate array. Instead routing is the over the top of the gate-array devices. When an area of transistors is used for routing in a mannelless array, no contact is made to the devices lying underneath; the transistors are left arused.

The logic density- the amount of logic that can be implemented in a given silicon area- is the or channelless gate arrays than for channeled gate arrays. This is usually attributed to the difference in structure between the two types of array. In fact, the difference occurs because the contact mask is customized in a channelless gate array, but is not usually customized in a conneled gate array. This leads to denser cells in the channelless architectures. Customizing the contact layer in a channelless gate array allows increasing the density of gate-array cells because second contact sites.

3.2.2.3 Structured Gate Array

As embedded gate array or structured gate array (also known as masterslice or masterimage) combines some of the features of CBICs and MGAs. One of the disadvantages of the MGA is the fixed gate-array base cell. This makes the implementation of memory, for example, difficult and medicient. In an embedded gate array some of the IC area is set aside and dedicated to a specific function. This embedded area either can contain a different base cell that is more suitable for fulding memory cells, or it can contain a complete circuit block, such as a microcontroller.

Figure 3.6 shows an embedded gate array. The important features of this type of MGA are the **b**-lowing:

- **Only the interconnect is customized.**
- E. Custom blocks (the same for each design) can be embedded.
- i. Manufacturing lead time is between two days and two weeks.




Figure 3.6: A structured or embedded gate-array die showing an embedded block in the upper left corner (a static random-access memory, for example). The rest of the die is filled with an array of base cells.

An embedded gate array gives the improved area efficiency and increased performance of a CBIC but with the lower cost and faster turnaround of an MGA. One disadvantage of an embedded gate array is that the embedded function is fixed. For example, if an embedded gate array contains an area set aside for a 32 k-bit memory, but only a 16 k-bit memory is needed, then half of the embedded memory function is wasted. However, this may still be more efficient and cheaper than implementing a 32 k-bit memory using macros on a SOG array.

ASIC vendors may offer several embedded gate array structures containing different memory types and sizes as well as a variety of embedded functions. ASIC companies wishing to offer a wide range of embedded functions must ensure that enough customers use each different embedded gate array to give the cost advantages over a custom gate array or CBIC.

3.2.3 Programmable ASICs

The programmable ASICs are,

- i. Programmable Logic Devices (PLDs)
- ti. Field Programmable Gate Arrays (FPGAs)

3.2.3.1 Programmable Logic Devices

Programmable logic devices (PLDs) are standard ICs that are available in standard configurations from a catalog of parts and are sold in very high volume to many different customers. However, PLDs may be configured or programmed to create a part customized to a specific application, and so they also belong to the family of ASICs. PLDs use different technologies to allow programming of the device. Figure 3.7 shows a PLD and the following important features that all PLDs have in common.

- i. No customized mask layers or logic cells
- ii. Fast design turnaround
- ii. A single large block of programmable interconnect

iv. A matrix of logic macrocells that usually consist of programmable array logic followed by a flip-flop or latch




Figure 3.7 A programmable logic device (PLD) die. The macrocells typically consist of programmable array logic followed by a flip-flop or latch. The macrocells are connected using a large programmable interconnect block.

The simplest type of programmable IC is a *read-only memory (ROM)*. The most common types of ROM use a metal fuse that can be blown permanently (a *programmable ROM* or *PROM*). An *electrically programmable ROM*, or *EPROM*, uses programmable MOS transistors whose characteristics are altered by applying a high voltage. An EPROM can be erased either by using another high voltage (an *electrically erasable PROM*, or *EEPROM*) or by exposing the device to eltraviolet light (*UV-erasable PROM*, or *UVPROM*).

There is another type of ROM that can be placed on any ASIC—a mask-programmable ROM mask-programmed ROM or masked ROM). A masked ROM is a regular array of transistors permanently programmed using custom mask patterns. An embedded masked ROM is thus a large, specialized, logic cell.

The same programmable technologies used to make ROMs can be applied to more flexible logic structures. By using the programmable devices in a large array of AND gates and an array of OR gates, a family of flexible and programmable logic devices called *logic arrays* are created. The *Programmable Array Logic* device produced first can be used, for example, as transition decoders for state machines. A PAL can also include registers (flip-flops) to store the current state information so a PAL can be used to make a complete state machine.

Just as a mask-programmable ROM, a logic array can be placed as a cell on a custom ASIC. This type of logic array is called a *programmable logic array* (PLA). There is a difference between a PAL and a PLA: a PLA has a programmable AND logic array, or *AND plane*, followed by a programmable OR logic array, or *OR plane*; a PAL has a programmable AND plane and, in contrast to a PLA, a fixed OR plane.

Depending on how the PLD is programmed, there is an *erasable PLD* (EPLD), or *mask-programmed PLD* (sometimes called a masked PLD but usually just PLD).

3.2.3.1 Field-Programmable Gate Arrays

A step above the PLD in complexity is the *field-programmable gate array (FPGA)*. There is very **int**le difference between an FPGA and a PLD—an FPGA is usually just larger and more complex than a PLD. In fact, some companies that manufacture programmable ASICs call their **roducts** FPGAs and some call them *complex PLDs*. FPGAs are the newest member of the ASIC **anily** and are rapidly growing in importance, replacing TTL in microelectronic systems. Even **bough** an FPGA is a type of gate array, we do not consider the term gate-array–based ASICs to **nclude** FPGAs.

Figure 3.8 illustrates the essential characteristics of an FPGA:

- i. None of the mask layers are customized.
- ii. A method for programming the basic logic cells and the interconnect.
- iii. The core is a regular array of programmable basic logic cells that can implement combinational as well as sequential logic (flip-flops).
- iv. A matrix of programmable interconnect surrounds the basic logic cells.
- v. Programmable I/O cells surround the core.
- vi. Design turnaround is a few hours.




Figure 3.8: A field-programmable gate array (FPGA) die. All FPGAs contain a regular structure of programmable basic logic cells surrounded by programmable interconnect. The exact type, size, and number of the programmable basic logic cells varies tremendously.

3.3 Design Flow

Figure 3.9 shows the sequence of steps to design an ASIC, a *design flow*. The steps are listed below (numbered to correspond to the labels in Figure 3.9) with a brief description of the function of each step.

i. Design entry: The design is entered into an ASIC design system, either using a hardware description language (HDL) or schematic entry.




Figure 3.9: ASIC design flow.

- ii. *Logic synthesis:* An IIDL (VIIDL or Verilog) and a logic synthesis tool is used to produce a *netlist* —a description of the logic cells and their connections.
- iii. System partitioning: A large system is divided into ASIC-sized pieces.
- iv. Prelayout simulation: The design functions correctness is checked.
- v. Floorplanning: The blocks of the netlist are arranged on the chip.
- vi. Placement: The locations of cells in a block are decided.
- vii. Routing: The connections between cells and blocks are made.
- viii. *Extraction:* The resistance and capacitance of the interconnect are determined.
- ix. *Postlayout simulation:* Check to see the design still works with the added loads of the interconnect.

Steps 1–4 are part of *logical design*, and steps 5–9 are part of *physical design*. There is some overlap. For example, system partitioning might be considered as either logical or physical design. To put it another way, when system partitioning is performed both logical and physical factors has to be considered.

Chapter 4 RTL level Architecture of the developed ASIC for FPRM Minimization

1 Basics of Register Transfer Logic

A digital system is a sequential logic circuit constructed with flip-flops and gates. Normally, equential circuits are specified with state tables. Specifying a large digital system with a state table is very difficult, because the number of states would be very large. To overcome this ficulty digital systems are designed using a modular approach. The system is partitioned into modular subsystems, each of which performs some functional tasks. The modules are constructed from digital devices like registers, decoders, multiplexers, arithmetic elements, and control logic. The various modules are interconnected with common data and control paths to form a digital system. These modules are described by a set of registers and the operations performed on the information stored in them. The information flow and processing performed on the data stored in the registers are referred to as register transfer operations. A digital system estimates are transfer logic (RTL).

A register transfer logic (RTL) level digital system is specified by the following three components:

- i. A set of registers in the system.
- ii. The operations performed on the data stored in the registers.
- in. The control for supervising the sequence of operations in the system.

4.2 Computation of the positive and negative Davio expansions

The positive and negative Davio expansions are as below,

 $f(x_1, x_2, \dots, x_n) = f_0 \oplus x_i f_2 \quad \text{(pD)}$ $f(x_1, x_2, \dots, x_n) = f_1 \oplus \overline{x_i} f_2 \quad \text{(nD)}$

where, $f_0 = f(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n)$, $f_1 = f(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n)$ and $f_2 = f_0 \oplus f_1$.

These expansions can be computed as shown in Figure 4.1 for a 3-variable function.






Figure 4.1 the computation of the expansions on each variable for both positive and negative vio expansions are shown. Figure 4.1 (a) shows the computation of the cofactors when the pD ransion is used for each variable x_1 , x_2 and x_3 . Figure 4.1 (b) shows the computation of factors when the nD expansion is used for each variable x_1 , x_2 and x_3 . In this work the ransions are used on the variables in the similar approach shown in Figure 4.1 depending on polarity of the variables. If the polarity is 0 then pD expansion is used and if the polarity is 1 in the nD expansion is used.




Figure 4.2: The transformation on variables A, B and C

example, for a function f(A, B, C) the input vector $b = [1, 0, 0, 1, 1, 0, 1, 0]^T$ and polarity c_{C} $c_{P} = [0, 1, 0]$ then the transformations on each variable are shown in Figure 4.2. Here, the ray of variable A is 0, B is 1 and C is 0, respectively. So the transformation on A and C is c_{P} using pD expansion and the transformation on B is done using nD expansion. The last ran gives the FPRM coefficients of the given function for polarity vector [0, 1, 0].

RTL design of the developed ASIC for FPRM minimization

RTL design of the developed ASIC for minimizing FPRM expressions is shown in Figure






Figure 4.3 is a block diagram minimizes FPRM expressions for 3-variable finactions. The eight input coefficients $b_0...b_7$ are applied to the inputs of the FPRM converter *convert*. Figure 4.4

shows the block diagram of the converter. The converter consists of $n \cdot 2^{n-1} = 2$ -to-1 multiplexers and the same number of EXOR gates where n is the number of variables in the function. The converter also has 2^n number of (n+1)-to-1 multiplexers. Here, the polarity vector of an FPRM expression works as address lines of the 2-to-1 multiplexers. And thus provide either pD or nD expansion on each variable. Here, if the value of polarity cp_i where $0 \le i \le n-1$ is 0 then pD expansion is used and if the value of polarity cp_i where $0 \le i \le n-1$ is 1 then nD expansion is used.

As the address lines to the 2-to-1 multiplexers are the polarity vector cp_i , the value of cp_i multiplexes the input lines to the outputs of the converter. For the first variable, if $cp_2 = 0$ then the 2^{n-1} inputs go directly to the converter output register $tr (0... 2^{n-1} - 1)$ and the EXOR of the, rest 2^{n-1} inputs and the first 2^{n-1} inputs, go to $tr(2^{n-1}...2^n - 1)$. If $cp_2=1$, then the EXOR of the first 2^{n-1} and last 2^{n-1} inputs go to the register $tr (2^{n-1}...2^n - 1)$ and the last 2^{n-1} inputs go to $tr(0...2^{n-1} - 1)$ directly. In this way, for the second variable the inputs to the 2-to-1 multiplexers are the values of the vector tr. Now, if $cp_1 = 0$ then $(0...2^{n-2} - 1)$ of inputs go directly to the $tr(2^{n-2} ...(2^{n-2} + 2^{n-2} - 1))$. Accordingly, the transformations on the other variables are done.




Figure 4.4: The converter

55

The convert produces 2^n bit FPRM coefficients for each polarity vector. For an *n* variable function we have 2^n polarity vectors and thus 2^n sets of FPRM coefficients.

PCtr and SCtr are three bit and two bit counters, respectively. PCtr provides 2^n numbers of n bit polarity vectors to convert. For a three variable function the converter takes four states to generate FPRM coefficients, where SCtr counts states for each polarity vector. At the first state the inputs are loaded into the converter, and then at each three of the following states the transformation on each variable is done. That is, for an n variable function it will need n+1 states for the converter to generate FPRM coefficients for a particular polarity vector.

The *CRReg* is a 2^n bit register which initially holds 2^n 1's. Then after the generation of each set of FPRM coefficients CRReg is loaded with the FPRM coefficients. That is, the converter passes the FPRM coefficients to CRReg.

The *adder* in the diagram is a module that adds the bits of the FPRM coefficients to determine the number of 1's in the FPRM coefficients. As we are intended to find the FPRM expressions with least number of product terms thus least number of 1's, we keep record of number of 1's in each set of FPRM coefficients. The adder computes the number of 1's in the FPRM coefficients for each polarity vector.

The register *RReg* in the design holds a set of FPRM coefficients which has the least number of 1's. If the *i*-th polarity vector produces FPRM coefficients which has lesser number of 1's than the FPRM coefficients produced by the i+1-th polarity then RReg holds the FPRM coefficients produced by the *i*-th polarity.

Another register *CPReg* holds the polarity vectors. When the converter computes the FPRM coefficients for a polarity vector then CPReg is loaded with the next polarity vector.

PReg register holds the value of the polarity which produces FPRM coefficients with least number of 1's. The process of keeping record of the polarity vector is the same as the process which stores the FPRM coefficients with least number of 1's in RReg.

The register *SReg* holds the value of number of 1's in the FPRM coefficients. Initially this register is loaded with the value of 2^n , as the FPRM coefficients can have at most 2^n 1's for an *n* variable function. Again the process of storing this value is same as the process which stores the FPRM coefficients with least number of 1's in RReg.

The *cmp* module used in the design is a comparator. This module compares the number of 1's in the FPRM coefficients produced by the polarity vector being used presently (*cs*) with the FPRM coefficients' number of 1's (*s*) produced by some other polarity vectors previously. If cs < s then the output of cmp (the line *lt*) goes high. This *lt* enables the registers *RReg*, *PReg* and *SReg*.

fter the computation of FPRM coefficients for 2^n polarity vectors we get the FPRM officients with the minimum number of 1's (r) in register *RReg*, the polarity vector (p) which roduced r in register *PReg* and we get the number of 1's in r in register *SReg*.

All of the flip-flops used here are positive edge-triggered. And the total process is *reset* with the negative edge of *start*.

The transition between states is shown in Figure 4.5.




Figure 4.5: The pipelining of the minimization process

4.4 The ASM Chart of the developed design for FPRM Minimization

The ASM chart of the developed design for FPRM minimization is shown in Figure 4.6. As long as the circuit is in the initial state and the start signal is in the logic high, no action occurs and the system remains in the initial state. When the start signal goes to logic low then with the sensing of the negative edge of this signal the system starts to operate and goes to the next state. In this state the polarity counter, state counter, CRReg, SReg, the output register of the converter tr, and the input register of the converter b, are initialized.

In each state the state counter is incremented and the input of the converter is loaded with the coefficients of the input function. In the next three states the expansion on variables x_1 , x_2 and x_3 is done respectively. In the next state the polarity counter is incremented; the output of the converter tr is loaded to the register cr and the register tp is loaded with the polarity value of the previous polarity counter.





Figure 4.6: The ASM chart of the developed design for FPRM minimization



In the next state the expansion on x_1 for the current polarity vector is done and the FPRM coefficients generated by the counter are added to get the no of 1s in the FPRM coefficients and the value is stored in cs. The cs value is compared with the value of the SReg (s). If the comparison gives true value then the registers r (RReg), p (PReg) and s (SReg) are updated with the FPRM coefficients, the previous polarity and the value of number of 1's in the FPRM coefficients, respectively. If the comparison gives the false value then the control goes to state T3.

Chapter 5 FPGA Implementation of the ASIC for FPRM Minimization

5.1 Aspects of using FPGA




Figure 5.1: An Altera FPGA with 20,000 cells

We have discussed different types of ASICs in chapter 3 elaborately.

An FPGA is similar to a Programmable Logic Device, but whereas PLDs are generally limited to hundreds of gates, FPGAs support thousands of gates. They are especially popular for prototyping integrated circuit designs. Additionally, they take shorter time to market, ability to re-program in the field to fix bugs, and lower non-recurring engineering costs.

5.2 How FPGAs work

To define the behavior of the FPGA the user provides a hardware description language (HDL) or a schematic design. Common HDLs are VHDL and Verilog. Then, using an electronic design automation tool, a technology-mapped netlist is generated. The netlist can then be fitted to the actual FPGA architecture using a process called place-and-route, usually performed by the FPGA company's proprietary place-and-route software. The user will validate the map, place and route results via timing analysis, simulation, and other verification methodologies. Once the design and validation process is complete, the binary file generated (also using the FPGA company's proprietary software) is used to (re)configure the FPGA device. n a typical design flow, an FPGA application developer will simulate the design at multiple tages throughout the design process. Initially the RTL description in VHDL or Verilog is imulated by creating test benches to stimulate the system and observe results. Then, after the synthesis engine has mapped the design to a netlist, the netlist is translated to a gate level tescription where simulation is repeated to confirm the synthesis proceeded without errors. Finally the design is laid out in the FPGA at which point propagation delays can be added and the simulation run again with these values back-annotated onto the netlist.

To describe the developed design we have used Verilog as the HDL and the Quartus II 4.2 software to synthesize the design.

Compilation Reports:

Family	Device	Total logic elements	Clock Setup time (fmax)		
Cyclone	EP1C6Q240C8	89/5,980(1%)	129.62 MHz (period = 7.715 ns)		
Cyclone	EP1C6Q240I7	89/5,980(1%)	140.17 MHz (period = 7.134 ns)		
Cyclone II	EP2C5Q208C6	86/4,608 (1%)	187.79 MHz (period = 5.325 ns)		
Cyclone II	EP2C5T144C6	85 / 4,608 (1 %)	182.08 MHz (period = 5.492 ns)		

The Compilation Report provides a lot of information that may be of interest to the designer. It indicates the speed of the implemented circuit. A good measure of the speed is the maximum frequency at which the circuit can be clocked, referred to as *fmax*. This measure depends on the longest delay along any path between two registers clocked by the same clock. The maximum frequency for our circuit implemented on the specified chip for the device **EP1C6Q240C8** is 129.62 MHz.

The simulation results for two input functions are shown below.

Here, the signal A is the minterm coefficients of the input function

signal r is the FPRM coeffcients

signal p is the polarity vector corresponding to r that produces A

signal s shows the value of no. of 1's in r




Figure 5.2: The timing simulation waveform for input function $[1, 1, 0, 0, 0, 0, 0]^T$





Figure 5.3: The functional simulation waveform for input function $[1, 1, 0, 0, 0, 0, 0, 0]^T$



aster ीजन्म चे <i>ता</i> ः		800 0 ns		• Pointer	32.25 m	Interval	-767,74 m		Start:	٤nd		
		N. (C)	1\$	80.0 ns	160.0 ле	240 0 ns	320 ₁ 0 ns	403,0 ns	480,0 ns	560,0 ns	640,0 n#	720
-1	iock	تا	ปุ่น		<u>עת הנית</u>	עעער	uin	<u>הניתה</u>	<u> </u>	<u>nnin</u>		
۰ <u>ا</u>	f act				· · · · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·		· · · · ·	
<u> </u> ⊕ 4	L	L.				<u></u>		10:010		÷.		
0		작		1111111	<u></u>	 ;,,	<u> </u>		00000010			
9 9 10 4 10 1	[−]7] [-][8]	- Fr		· · · · ·	····· ·	; 			······································		······	
1	i : 5;	- H	: :						<u> </u>			
	- (4)	- Fr		·				• • • •				
1	⊢ (3)	្រ						:	<u>;</u> ; ;			
-]	F-1[2]	1						· · · · ·				
1	[יוי -	Ц			<u></u>			1				
4_	· - (0)	្រ			· · · · · · · ·		<u></u>			· · <u> </u>		- ., - <u>.</u> _,
l 🖬 i	L			· . 	•	· _ · _ · - · - · - · - · - · · - · · - · · - · · - · · - · · - · · - · · - · · - · · · - ·				······································	· · · · · . ·	
3	ρ 2] ρ[1]	<u> </u>		·		· · · · · · · · · · · · · · · · · · ·		- · · · :	· · · · · · · · · · · · · · · · · · ·	÷ · · · · ·		
8	г-н) Г-н-ц)	<u> </u>		· · · · ·	-	· · · · ·		+ 				
		k	DOXITY	1009	X				1001		÷ ••••	-
	- s 3]					······		:				
2	j s[2]	t_		<u> </u>						·		
ż	- s[1]	T	_ <u> </u>	<u>·</u>	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	<u> </u>					<u> </u>
1	s[0]	Į.			. <u>.</u> .			· ·		:		
1			;		· · · ·		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	• : :	· · ·		•	:
		1				. i i i			· ·			

Figure 5.5: The functional simulation waveform for input function $[[0, 1, 0, 1, 0, 1, 0, 1]^T$

Chapter 6 Discussion and Conclusion

6.1 Discussion and Conclusion

AND-EXOR logic, which is also known as Reed-Muller logic, is now a days very popular for many reasons. There are seven types of AND-EXOR logic expressions, among them Fixed Polarity Reed-Muller (FPRM) expression is one type. This type has the property that the polarity of a variable remains same throughout the expression, which eases the implementation of the expression in VLSI. For an *n*-variable function, there are 2^n possible FPRM expressions having different number of products and number of literals. So, finding out the minimum FPRM expression for a given Boolean function is very important.

There are many software methods for FPRM minimization. In this work an approach to minimize FPRM expressions using hardware and implemented in FPGA has been outlined. In real life problems finding Boolean equivalence of a function is important. The FPRM representation is a tool to find Boolean equivalence or Boolean matching. Our designed ASIC will provide the FPRM coefficients and the optimum polarity vector for a particular Boolean function of three variables.

Many software approaches are available to minimize FPRM expressions. But for real time problems the software approaches are not applicable as they all take exponential time for computation. The ASIC will take constant time to generate FPRM coefficients. For this reason researchers focused on minimizing FPRM expressions using hardware.

6.2 Further Works

This design is able to minimize FPRM expressions of three variable single-output, fully-specified functions. Further works may include,

- i. To parameterize the design so that the number of variables the ASIC can handle is *n*.
- ii. To develop the design for handling multi-output and incompletely specified functions.
- iii. To develop the design for optimization of other AND-EXOR expressions such as pseudo Reed-Muller, Kronecker, pseudo Kronecker, etc.

References

- [Almaini 1996] A. E. A. Almaini and K. Burnside, October 1996, "Generalised Reed-Muller ASIC converter", *The 2nd Int. Conf. on ASIC*, China.
- [Almaini 1997] A. E. A. Almaini, 1997, "A semicustom IC for generating optimum generalized Reed-Muller expansions", *Microelectronics Journal*, 28(2), 129-142.
- [Besslich 1985] Ph. W. Besslich, 1985, "Spectral processing of switching functions using signalflow transformations", in (M. Karpovsky ed.) Spectral Techniques and Fault Detection, (Orlando, FL: Academic Press), 91-141.
- [Bryant 1986] R. E. Bryant, Aug. 1986 "Graph-based algorithms for Boolean function manipulation," *IEEE Trans. Comput.*, Vol. C-35, No. 8, pp. 677–691.
- [Clarke 1993] E. M. Clarke, K. L. McMillan, X. Zhao, M. Fujita, and J. Yang, June 1993, "Spectral transforms for large Boolean functions with applications to technology mapping," *Proc. Design Automation Conference*, pp. 54–60.
- [Damarla 1989] T. R. Damarla and M. Karpovsky, 1989, "Fault detection in combinational networks by Reed-Muller transformations", *IEEE Transaction on Computers*, C-38, 788-797.
- [Davio 1978] M. Davio, J. P. Deschamps, and A. Thayse, 1978, "Discrete and Switching Functions", (*McGraw-Hill International*).
- [Davis 1991] L. Davis, 1991, "Handbook of Genetic Algorithms", van Nostrand Reinhold, New York.
- [Debnath 1995] D. Debnath and T. Sasao, 1995, "GRMIN: a heuristic simplification algorithm for generalized Reed-Muller expressions", *IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design.*
- [Debnath 2000] D. Debnath and T. Sasao, 2000, "Exact minimization of fixed polarity Reed-Muller expressions for incompletely specified functions," *Asia and South Pacific Design Automation Conference (ASP-DAC'2000)*, Yokohama, Japan, pp.247-252.
- [Drechsler 1994] R. Drechsler, M. Theobald, and B. Becker, 1994, "Fast OFDD based minimization of fixed polarity Reed-Muller expressions" *European Design Automation Conf.*, pp. 2-7.
- [Drechsler 1995] R. Drechsler, B. Becker, and N. Göckel, April, 1995 "A Genetic Algorithm for minimization of Fixed Polarity Reed-Muller expressions", International Conference on Artificial Neural Networks and Genetic Algorithms, pages 392-395, Ales.

- [Drechsler 1996] R. Drechsler, M. Theobald, and B. Becker, Nov., 1996, "Fast OFDD based minimization of fixed polarity Reed-Muller expressions" *IEEE Trans. Comput.*, Vol. C-45, No. 11, pp. 1294-1299.
- [Drechsler 1997] R. Drechsler and B. Becker, Jan. 1997, "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions." *IEEE Trans.* CAD, Vol. 16, #1, pp. 1-5.
- [Fisher 1974] L. T. Fisher, 1974, "Unateness properties of AND-EXCLUSIVE-OR logic circuits", *IEEE Transaction on Computers*, 23, 166-172.
- [Fleisher 1983] H. Fleisher, M. Tavel, and J. Yeager, 1983, "Exclusive-OR representations of Boolean functions", *IBM Journal of Research and Development*, 27, 412-416.
- [Fujiwara 1985] H. Fujiwara, 1985, "Logic testing and Design for Testability", (*The MIT Press, Cambridge*).
- [Goldberg 1989] D. E. Goldberg, 1989, "Genetic Algorithms in Search, Optimization, and Machine Learning", Reading, MA: Addison-Wesley.
- [Green 1976] D. H. Green and I. S. Taylor, 1976, "Multiple-valued switching circuit design by means of generalized Reed-Muller expansions", *Digital Process*, 2, 63-81.
- [Green 1987] D. H. Green, 1987, "Reed-Muller expansions of incompletely specified functions", *IEEE Proceedings on Computers and Digital Techniques*, 134, 228-236.
- [Green 1991] D. H. Green, 1991, "Families of Reed-Muller canonical forms", International Journal of Electronics, 63(2), 259-280.
- [Harking 1990] B. Harking, 1990, "Efficient algorithm for canonical Reed-Muller expansions of Boolean functions", *IEEE Proceeding on Computers and Digital Techniques*, 137(5), 366-370.
- [Helliwell 1988] M. Helliwell and M. Perkowski, 1988, "A fast algorithm to minimize multioutput mixed-polarity generalized Reed-Muller forms", *Proceeding of the 25th Design Automation Conference*, 427-432.
- [Hirayama 2001] T. Hirayama, K. Nagasawa, Y. Nishitani and K. Shimizu, 2001, "Double fixed-polarity Reed-Muller expressions: a new class of AND-EXOR expressions for compact and testable realization", *IPSJ Journal*, vol. 42 no. 4, pp. 983-991.
- [Khan 1997] M. M. H. A. Khan and M. S. Alam, 1997, "Mapping of fixed polarity Reed-Muller coefficients from minterms, and the minimization of fixed polarity Reed-Muller expressions", *International Journal of Electronics*, 83(2), 235-247.

- Kebschull 1993] U. Kebschull and W. Rosenstiel, Feb. 1993, "Efficient Graph-Based Computation and Manipulation of Functional Decision Diagrams", Proc. European Design Automation Conf. '93, pp. 278-282.
- Mukhopadhyay 1970] A. Mukhopadhyay and G. Schmitz, 1970, "Minimization of exclusive OR and logical equivalence of switching circuits", *IEEE Transaction on Computer*, C-19, 132-140.
- [Reddy 1972] S. M. Reddy, 1972, "Easily Testable realization for logic functions", *IEEE Transaction on Computer*, C-21(11), 1182-1188.
- [Rollwage 1993] U. Rollwage, 1993, "The complexity of mod-2 sum PLA's for symmetric functions", IFIP 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design.
- [Saluja 1975] K. K. Saluja and S. M. Reddy, 1975, "Fault detecting test set for Reed-Muller canonic networks", *IEEE Transaction on Computers*, C-24(10), 995-998.
- [Sarabi 1992] Sarabi and M. A. Perkowski, 1992, "Fast exact and quasi-minimal minimization of highly testable fixed polarity AND/XOR canonical networks", *Proceeding of the 29th Design Automation Conference 1992*, Anaheim, CA, 30-35.
- [Saul 1992] J. Saul, 1992, "Logic Synthesis for Arithmetic Circuits Using the Reed-Muller Representation", *Proc. EDAC-EuroASIC*, pp.109-113.
- [Schafer 1991] I. Schafer and M. A. Perkowski, May 1991, "Multiple-Valued Input Generalized Reed-Muller Forms", *Proc. Of ISMVL '91*, pp. 40-48.
- [Sasao 1991] T. Sasao, 1991, Oct. 1991, "On the complexity of some classes of AND-EXOR expressions", *IECE Technical Report FTS* 91-35.
- [Sasao 1993a] T. Sasao, 1993a, "AND-EXOR Expressions and their Optimization", in "Logic Synthesis and Optimization", (Kluwer Academic Publisher), 287-312.
- [Sasao 1993b] T. Sasao, 1993b, "EXMIN2: A simplification algorithm for exclusive-OR sum of products expressions for multiple-valued input two-valued output functions", *IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems*, 12(5), 621-632.
- [Sasao 1994] T. Sasao, 1994, "Easily testable realization for generalized Reed-Muller expression", *IEEE the 3rd Asian Test symposium*, November 15-17, 1994, Nara, Japan, 157-162.
- [Sasao 1995] T. Sasao, August 1995, "Representation of Logic Functions using EXOR Operations", Proceeding of IFIP WG 10.5 Workshop on the Applications of the Reed-Muller Expansion in Circuit Design, Chiba, Japan, 11-20.

67

- [Sasao 1996] T. Sasao and F. Izuhara, 1996, "Exact minimization of FPRMs using multiterminal EXOR TDDs," in T. Sasao and M. Fujita, eds., *Representations of Discrete Functions*, Kluwer Academic Publishers.
- [Sasao 1997] T. Sasao, 1997, "Easily testable realizations for generalized Reed-Muller expressions", *IEEE Transaction on Computers*, 46(6), 709-716.
- [Smith 1997] M. J. S. Smith, June 1997, "Application-Specific Integrated Circuits", Addison-Wesley Publishing Company VLSI Design Series.
- [Toida 1992] S. Toida and N. S. V. Rao, 1992, "On test generation for combinational circuits consisting of AND and XOR gates", *Digest of Papers of 1992 IEEE VLSI Test Symposium. Design, Test and Application: ASICs and Systems-on-a-chip*, 113-118.
- [Tsai 1994a] C. -C. Tsai and M. Marek-Sadawska, 1994a, "Boolean Matching using generalized Reed-Muller forms", *Proceeding of the 31st ACM/IEEE Design Automation Conference*, 339-344.
- [Tsai 1994b] C. --C. Tsai and M. Marek-Sadawska, 1994b, *Minimization of fixed polarity AND/XOR canonical networks*, IEEE Proceedings on Computer and Digital Techniques, 141, 369-374.
- [Tsai 1996] C. -C. Tsai and M. Marek-Sadawska, 1996, "Generalized Reed-Muller forms as a tool to detect symmetries", *IEEE Transaction on Computers*, C-45, 33-40.
- [Tsai 1997] C. -C. Tsai and M. Marek-Sadawska, 1997, "Boolean functions classifications via fixed polarity Reed-Muller forms", *IEEE Transaction on Computers*, C-46(2), 173-186.
- [Varma 1991] D. Varma and F. A. Trachtenberg, 1991, "Computation of Reed-Muller Expansions of Incompletely Specified Boolean Functions From Reduced Representations", Proc. of IEE, Vol. 138, Part E, No. 2, pp. 85-92.
- [Wu 1982] X. Wu, X. Chen and S.L. Hurst, January 1982, "Mapping of Reed-Muller Coefficients and the Minimisation of Exclusive OR Switching Functions", Proc IEE, vol.129, Pt.E, No.1.

68