This thesis presents synthesis of the reversible comparator. The proposed circuits are designed using only parity preserving Fredkin and Feynman double gates. Thus, these circuits inherently turn into fault tolerant circuits. ...